| Commit message (Expand) | Author | Age | Files | Lines |
* | clk: zynq: Move const initdata into correct code section | Soren Brinkmann | 2014-09-09 | 1 | -15/+14 |
* | clk: zynq: Remove pointless return at end of void function | Soren Brinkmann | 2014-09-09 | 1 | -1/+0 |
* | clk: zynq: Remove unnecessary OOM message | Soren Brinkmann | 2014-09-09 | 1 | -3/+1 |
* | clk: zynq: Leave debug clocks in bootup state | Soren Brinkmann | 2014-04-22 | 1 | -0/+12 |
* | Merge tag 'clk-for-linus-3.15' of git://git.linaro.org/people/mike.turquette/... | Linus Torvalds | 2014-04-05 | 2 | -11/+11 |
|\ |
|
| * | clk: zynq: Use clk_readl/clk_writel helper function | Michal Simek | 2014-02-25 | 2 | -11/+11 |
* | | ARM: zynq: Move of_clk_init from clock driver | Michal Simek | 2014-03-17 | 1 | -2/+0 |
* | | ARM: zynq: Map I/O memory on clkc init | Michal Simek | 2014-02-10 | 1 | -26/+63 |
|/ |
|
* | clk/zynq/clkc: Add 'fclk-enable' feature | Soren Brinkmann | 2013-12-20 | 1 | -3/+15 |
* | clk/zynq: Fix possible memory leak | Felipe Pena | 2013-10-07 | 1 | -1/+15 |
* | Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linux | Linus Torvalds | 2013-09-09 | 2 | -39/+62 |
|\ |
|
| * | Merge tag 'zynq-clk-for-3.12' of git://git.xilinx.com/linux-xlnx into clk-next | Mike Turquette | 2013-08-20 | 1 | -5/+14 |
| |\ |
|
| | * | clk/zynq/pll: Use #defines for fbdiv min/max values | Soren Brinkmann | 2013-08-20 | 1 | -4/+7 |
| | * | clk/zynq/pll: Fix documentation for PLL register function | Soren Brinkmann | 2013-08-20 | 1 | -1/+7 |
| * | | clk: add CLK_SET_RATE_NO_REPARENT flag | James Hogan | 2013-08-19 | 1 | -36/+50 |
| |/ |
|
* | | clk/zynq/clkc: Add CLK_SET_RATE_PARENT flag to ethernet muxes | Soren Brinkmann | 2013-08-13 | 1 | -4/+6 |
* | | clk/zynq/clkc: Add dedicated spinlock for the SWDT | Soren Brinkmann | 2013-08-13 | 1 | -1/+2 |
|/ |
|
* | arm: zynq: Migrate platform to clock controller | Soren Brinkmann | 2013-05-27 | 1 | -0/+3 |
* | clk: zynq: Add clock controller driver | Soren Brinkmann | 2013-05-27 | 1 | -0/+533 |
* | clk: zynq: Factor out PLL driver | Soren Brinkmann | 2013-05-21 | 1 | -0/+235 |