summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra
Commit message (Expand)AuthorAgeFilesLines
* clk: tegra: initialise parent of uart clocksLaxman Dewangan2013-02-132-3/+10
* clk: tegra: fix driver to match DT bindingStephen Warren2013-02-132-5/+5
* clk: tegra: local arrays should be staticPeter De Schrijver2013-02-121-10/+10
* clk: tegra: Add missing spinlock for hclk and pclkPeter De Schrijver2013-02-122-8/+14
* clk: tegra: Implement locking for super clockPeter De Schrijver2013-02-121-3/+15
* clk: tegra: fix wrong clock index between se to sata_coldJoseph Lo2013-02-121-3/+3
* clk: tegra20: Implementing CPU low-power function for tegra_cpu_car_opsJoseph Lo2013-01-281-0/+93
* clk: tegra30: remove unused TEGRA_CLK_DUPLICATE()sPrashant Gaikwad2013-01-281-70/+0
* clk: tegra20: remove unused TEGRA_CLK_DUPLICATE()sPrashant Gaikwad2013-01-281-17/+0
* ARM: tegra: migrate to new clock codePrashant Gaikwad2013-01-282-0/+54
* clk: tegra: add clock support for Tegra30Prashant Gaikwad2013-01-283-0/+2064
* clk: tegra: add clock support for Tegra20Prashant Gaikwad2013-01-283-0/+1281
* clk: tegra: add Tegra specific clocksPrashant Gaikwad2013-01-2810-0/+2125
OpenPOWER on IntegriCloud