summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra
Commit message (Expand)AuthorAgeFilesLines
* clk: tegra: Use the proper parent for plld_dsiThierry Reding2015-04-101-6/+8
* clk: tegra: Use generic tegra_osc_clk_init() on Tegra114Thierry Reding2015-04-101-31/+3
* clk: tegra: Model oscillator as clockThierry Reding2015-04-104-17/+21
* clk: tegra: Add peripheral registers for bank YThierry Reding2015-04-101-0/+14
* clk: tegra: Register the proper number of resetsThierry Reding2015-04-101-1/+1
* clk: tegra: Remove needless initializationsThierry Reding2015-04-101-3/+3
* clk: tegra: Use consistent indentationThierry Reding2015-04-101-10/+10
* clk: tegra: Various whitespace cleanupsThierry Reding2015-04-102-1/+2
* clk: tegra: Enable HDA to HDMI clocks on Tegra124Dylan Reid2015-04-101-0/+5
* clk: tegra: Fix a bunch of sparse warningsThierry Reding2015-04-101-1/+1
* clk: tegra: Fix typo tabel -> tableThierry Reding2015-04-101-1/+1
* clk: Replace explicit clk assignment with __clk_hw_set_clkJavier Martinez Canillas2015-02-181-7/+7
* clk: tegra: Define PLLD_DSI and remove dsia(b)_muxMark Zhang2015-02-024-26/+24
* clk: tegra: Add support for the Tegra132 CAR IP blockPaul Walmsley2015-02-023-12/+129
* clk: tegra: make tegra_clocks_apply_init_table() arch_initcallPeter De Schrijver2015-02-021-2/+5
* clk: tegra: Fix order of arguments in WARNTomeu Vizoso2015-02-021-4/+4
* clk: tegra124: Add init data for dsi lp clocksSean Paul2015-02-021-0/+2
* clk: tegra: SDMMC controllers are on APBAndrew Bresticker2015-02-021-8/+8
* clk: tegra: Implement memory-controller clockThierry Reding2014-11-266-4/+40
* clk: tegra: Make clock initialization more robustTomeu Vizoso2014-09-181-2/+7
* clk: tegra124: Add PLL_M_UD and PLL_C_UD clocksMikko Perttunen2014-09-181-0/+8
* Merge tag 'cleanup-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2014-08-083-3/+8
|\
| * ARM: tegra: Convert PMC to a driverThierry Reding2014-07-171-1/+1
| * ARM: tegra: Move includes to include/soc/tegraThierry Reding2014-07-173-3/+8
* | clk: tegra: Use XUSB-compatible SATA PLL sequenceMikko Perttunen2014-07-081-0/+11
* | clk: tegra: export clock names for debuggingPeter De Schrijver2014-06-301-0/+6
* | clk: tegra124: init table updatesPeter De Schrijver2014-06-271-0/+6
* | clk: tegra: Add SATA clocks to Tegra124 initialization tableMikko Perttunen2014-06-251-0/+2
* | clk: tegra: Enable hardware control of SATA PLLMikko Perttunen2014-06-251-0/+8
* | clk: tegra: fix vi_sensor clocks on Tegra124Peter De Schrijver2014-06-253-4/+33
|/
* Merge branch 'clk-fixes' into clk-nextMike Turquette2014-05-281-21/+43
|\
| * Merge tag 'clk-tegra-fixes-3.15' of git://nv-tegra.nvidia.com/user/pdeschrijv...Mike Turquette2014-05-271-21/+43
| |\
| | * clk: tegra: Fix enabling of PLLEThierry Reding2014-04-171-1/+1
| | * clk: tegra: Introduce divider mask and shift helpersThierry Reding2014-04-171-20/+24
| | * clk: tegra: Fix PLLE programmingThierry Reding2014-04-171-6/+24
* | | clk: tegra: Initialize xusb clocksAndrew Bresticker2014-05-222-1/+12
* | | clk: tegra: Fix xusb_hs_src clock hierarchyAndrew Bresticker2014-05-224-20/+17
* | | clk: tegra: Fix xusb_fs_src muxJim Lin2014-05-221-1/+3
* | | clk: tegra: Enable hardware control of PLLEJim Lin2014-05-221-1/+32
|/ /
* | clk: tegra: Fix wrong value written to PLLE_AUXTuomas Tynkkynen2014-05-161-1/+1
* | clk: tegra: remove non-existent clocksStephen Warren2014-04-241-3/+0
|/
* Merge branch 'clk-fixes' into clk-nextMike Turquette2014-02-247-31/+45
|\
| * clk: tegra124: remove gr2d and gr3d clocksPeter De Schrijver2014-02-201-2/+0
| * clk: tegra: Fix vic03 mux indexPeter De Schrijver2014-02-201-3/+1
| * clk: tegra: use max divider if divider overflowsAndrew Bresticker2014-02-171-1/+1
| * clk: tegra: cclk_lp has a pllx/2 dividerAndrew Bresticker2014-02-171-1/+1
| * clk: tegra: fix sdmmc clks on Tegra1x4Andrew Bresticker2014-02-174-8/+16
| * clk: tegra: fix host1x clock on Tegra124Mark Zhang2014-02-171-1/+1
| * clk: tegra: PLLD2 fixes for hdmiDavid Ung2014-02-171-8/+7
| * clk: tegra: Fix PLLD mnp tableRhyland Klein2014-02-171-1/+10
OpenPOWER on IntegriCloud