summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk-tegra114.c
Commit message (Expand)AuthorAgeFilesLines
...
| * clk: tegra: T114: add DFLL source clocksPaul Walmsley2013-06-181-0/+11
| * clk: tegra: T114: add FCPU clock shaper programming, needed by the DFLLPaul Walmsley2013-06-181-0/+118
| * clk: tegra: override bits for Tegra114 PLLMPeter De Schrijver2013-06-111-0/+9
| * clk: tegra: fix sclk_parentsPeter De Schrijver2013-06-111-1/+1
| * clk: tegra: PLL m,n,p init for Tegra114Peter De Schrijver2013-06-111-0/+77
| * clk: tegra: pllp_out2 divider is int onlyPeter De Schrijver2013-06-111-2/+2
| * clk: tegra114: Fix msenc clock registerMikko Perttunen2013-06-041-1/+1
| * clk: tegra: Use common of_clk_init functionPrashant Gaikwad2013-05-311-1/+2
| * clk: tegra114: correctly output clk_32kAlexandre Courbot2013-05-311-0/+3
| * clk: tegra: fix clk_out parents listPrashant Gaikwad2013-05-311-2/+2
* | clk: tegra114: implement wait_for_reset and disable_clock for tegra_cpu_car_opsJoseph Lo2013-05-221-1/+22
|/
* clk: tegra: fix enum tegra114_clk to match bindingStephen Warren2013-04-041-1/+1
* clk: tegra: Remove forced clk_enable of uartdPeter De Schrijver2013-04-041-1/+1
* clk: tegra: Implement clocks for Tegra114Peter De Schrijver2013-04-041-0/+2085
OpenPOWER on IntegriCloud