Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: tegra: cclk_lp has a pllx/2 divider | Andrew Bresticker | 2014-02-17 | 1 | -1/+1 |
* | clk: tegra: introduce common gen4 super clock | Peter De Schrijver | 2013-11-26 | 1 | -0/+149 |
index : op-kernel-dev | ||
Development kernel branch for OpenPOWER systems | Raptor Engineering, LLC |
summaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: tegra: cclk_lp has a pllx/2 divider | Andrew Bresticker | 2014-02-17 | 1 | -1/+1 |
* | clk: tegra: introduce common gen4 super clock | Peter De Schrijver | 2013-11-26 | 1 | -0/+149 |