summaryrefslogtreecommitdiffstats
path: root/drivers/clk/st/clkgen-pll.c
Commit message (Collapse)AuthorAgeFilesLines
* clk: st: Support for PLLs inside ClockGenA(s)Gabriel FERNANDEZ2014-03-251-0/+559
The patch supports the c65/c32 type PLLs used by ClockGenA(s) PLL clock : It includes support for all c65/c32 type PLLs inside ClockGenA(s) : implemented as Fixed Parent / Fixed Rate clock, with clock rate calculated reading H/w settings done at BOOT. c65 PLLs have 2 outputs : HS and LS c32 PLLs have 1-4 outputs : ODFx Signed-off-by: Pankaj Dev <pankaj.dev@st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
OpenPOWER on IntegriCloud