| Commit message (Expand) | Author | Age | Files | Lines |
* | Merge tag 'socfpga-clk-update-for-v3.16' of git://git.rocketboards.org/linux-... | Mike Turquette | 2014-05-12 | 3 | -4/+23 |
|\ |
|
| * | clk: socfpga: add divider registers to the main pll outputs | Dinh Nguyen | 2014-05-12 | 3 | -4/+23 |
* | | clk: socfpga: fix clock driver for 3.15 | Dinh Nguyen | 2014-04-30 | 2 | -20/+10 |
|/ |
|
* | clk: socfpga: Fix section mismatch warning | Dinh Nguyen | 2014-03-18 | 1 | -1/+1 |
* | clk: socfpga: Support multiple parents for the pll clocks | Dinh Nguyen | 2014-02-26 | 1 | -4/+22 |
* | clk: socfpga: Fix integer overflow in clock calculation | Dinh Nguyen | 2014-02-26 | 1 | -3/+5 |
* | clk: socfpga: Add a clk-phase property to the "altr,socfpga-gate-clk" | Dinh Nguyen | 2014-02-18 | 1 | -0/+68 |
* | clk: socfpga: split clk code | Steffen Trumtrar | 2014-02-18 | 6 | -306/+462 |
* | clk: socfpga: fix define typo | Steffen Trumtrar | 2014-02-18 | 1 | -3/+3 |
* | clk: socfpga: remove unused field | Steffen Trumtrar | 2014-02-18 | 1 | -1/+0 |
* | clk: socfpga: Remove socfpga_init_clocks | Dinh Nguyen | 2014-02-18 | 1 | -10/+0 |
* | clk: socfpga: Look for the GPIO_DB_CLK by its offset | Dinh Nguyen | 2014-02-18 | 1 | -2/+3 |
* | clk: socfpga: Map the clk manager base address in the clock driver | Dinh Nguyen | 2014-02-18 | 1 | -4/+16 |
* | clk: socfpga: Use NULL instead of 0 | Sachin Kamat | 2013-12-19 | 1 | -1/+1 |
* | clk: socfpga: Remove check for "reg" property in socfpga_clk_init | Dinh Nguyen | 2013-11-27 | 1 | -3/+1 |
* | clk: socfpga: Fix incorrect sdmmc clock name | Dinh Nguyen | 2013-10-07 | 1 | -1/+1 |
* | ARM: socfpga: Add support to gate peripheral clocks | Dinh Nguyen | 2013-06-11 | 1 | -9/+185 |
* | ARM: socfpga: Upgrade clk driver for socfpga to make use of dts clock entries | Dinh Nguyen | 2013-04-14 | 1 | -21/+142 |
* | ARM: socfpga: initial support for Altera's SOCFPGA platform | Dinh Nguyen | 2012-07-19 | 2 | -0/+52 |