summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/meson8b.h
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: meson8b: register the built-in reset controllerMartin Blumenstingl2017-08-041-1/+8
* clk: meson8b: expose every clock in the bindingsJerome Brunet2017-08-041-99/+4
* clk: meson8b: export the ethernet gate clockMartin Blumenstingl2017-06-121-1/+1
* clk: meson8b: export the USB clocksMartin Blumenstingl2017-06-121-5/+5
* clk: meson8b: export the gate clock for the HW random number generatorMartin Blumenstingl2017-06-121-1/+1
* clk: meson8b: export the SDIO clockMartin Blumenstingl2017-06-121-1/+1
* clk: meson8b: export the SAR ADC clocksMartin Blumenstingl2017-06-121-2/+2
* clk: meson8b: add the mplls clocks 0, 1 and 2Jerome Brunet2017-03-271-1/+19
* meson: clk: Add support for clock gatesAlexander Müller2016-09-011-0/+5
* clk: meson: Copy meson8b CLKID defines to private header fileAlexander Müller2016-09-011-0/+107
* meson: clk: Rename register names according to Amlogic datasheetAlexander Müller2016-09-011-6/+5
* meson: clk: Move register definitions to meson8b.hAlexander Müller2016-09-011-0/+40
OpenPOWER on IntegriCloud