summaryrefslogtreecommitdiffstats
path: root/drivers/clk/mediatek
Commit message (Expand)AuthorAgeFilesLines
*-. Merge branches 'clk-mediatek', 'clk-hisi', 'clk-allwinner', 'clk-ux500' and '...Stephen Boyd2018-04-065-8/+215
|\ \
| * | clk: mediatek: add audsys support for MT2701Ryder Lee2018-03-203-0/+193
| * | clk: mediatek: add devm_of_platform_populate() for MT7622 audsysRyder Lee2018-03-201-1/+13
| * | clk: mediatek: update missing clock data for MT7622 audsysRyder Lee2018-03-191-0/+1
| * | clk: mediatek: fix PWM clock source by adding a fixed-factor clockSean Wang2018-03-191-7/+8
| |/
* | clk: mediatek: update clock driver of MT2712Weiyi Lu2018-03-191-14/+55
|/
* clk: mediatek: adjust dependency of reset.c to avoid unexpectedly being builtSean Wang2018-01-103-9/+2
* clk: mediatek: Fix all warnings for missing struct clk_onecell_dataSean Wang2017-12-261-0/+1
* clk: mediatek: group drivers under indpendent menuSean Wang2017-12-211-46/+50
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2017-11-1717-4/+3520
|\
| * clk: mediatek: add clock support for MT7622 SoCSean Wang2017-11-026-0/+1334
| * clk: mediatek: add the option for determining PLL source clockChen Zhong2017-11-022-1/+5
| * clk: mediatek: mark mtk_infrasys_init_early __initArnd Bergmann2017-11-021-1/+1
| * clk: mediatek: Add MT2712 clock supportweiyi.lu@mediatek.com2017-11-0212-2/+2180
* | License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman2017-11-021-0/+1
|/
* clk: Convert to using %pOF instead of full_nameRob Herring2017-07-213-3/+3
* clk: mediatek: fixed static checker warning in clk_cpumux_get_parent callSean Wang2017-07-171-4/+0
* clk: mediatek: export cpu multiplexer clock for MT8173 SoCsSean Wang2017-06-191-0/+23
* clk: mediatek: export cpu multiplexer clock for MT2701/MT7623 SoCsSean Wang2017-06-191-0/+8
* clk: mediatek: add missing cpu mux causing Mediatek cpufreq can't workSean Wang2017-06-193-1/+151
* clk: mediatek: add mt2701 ethernet resetJohn Crispin2017-04-211-0/+2
* clk: mediatek: add clk support for MT6797Kevin-CW Chen2017-04-197-0/+1134
* clk: mediatek: Fix MT8135 dependenciesJean Delvare2017-01-261-2/+2
* clk: mediatek: Fix MT2701 dependenciesJean Delvare2017-01-261-7/+8
* reset: mediatek: Add MT2701 reset driverShunli Wang2016-11-082-4/+16
* clk: mediatek: Add MT2701 clock supportShunli Wang2016-11-0814-5/+1797
* clk: mediatek: Add hardware dependencyJean Delvare2016-10-171-0/+2
* clk: mediatek: clk-mt8173: Unmap region obtained by of_iomapArvind Yadav2016-09-211-1/+3
* clk: mediatek: Refine the makefile to support multiple clock driversJames Liao2016-08-192-3/+24
* clk: mediatek: remove __init from clk registration functionsJames Liao2016-08-183-8/+8
* clk: mediatek: remove hdmitx_dig_cts from TOP clocksPhilipp Zabel2016-05-061-1/+0
* clk: mediatek: Add hdmi_ref HDMI PHY PLL reference clock outputPhilipp Zabel2016-05-061-0/+5
* clk: mediatek: make dpi0_sel propagate rate changesPhilipp Zabel2016-05-062-3/+18
* clk: mediatek: Make reset_control_ops constPhilipp Zabel2016-03-291-1/+1
* clk: mediatek: Remove CLK_IS_ROOTStephen Boyd2016-03-021-2/+2
* clk: mediatek: Fix memory leak on clock init failJames Liao2016-01-291-2/+4
* clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang2016-01-292-5/+5
* clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao2015-10-015-7/+159
* clk: mediatek: Add subsystem clocks of MT8173James Liao2015-10-011-0/+267
* clk: mediatek: Fix rate and dependency of MT8173 clocksJames Liao2015-10-011-6/+13
* clk: mediatek: Add fixed clocks support for Mediatek SoC.James Liao2015-10-012-0/+40
* clk: mediatek: Add __initdata and __init for data and functionsJames Liao2015-10-013-10/+11
* clk: mediatek: Remove unused code from MT8173.James Liao2015-10-012-4/+2
* clk: mediatek: Removed unused dpi_ck clock from MT8173James Liao2015-10-011-1/+0
* clk: mediatek: add 13mhz clock for MT8173Joe.C2015-10-011-0/+5
* Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-284-2/+6
|\
| * clk: mediatek: Properly include clk.hStephen Boyd2015-07-204-2/+6
* | clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao2015-07-283-6/+42
* | clk: mediatek: Fix calculation of PLL rate settingsJames Liao2015-07-281-2/+2
* | clk: mediatek: Fix PLL registers setting flowJames Liao2015-07-281-9/+12
OpenPOWER on IntegriCloud