summaryrefslogtreecommitdiffstats
path: root/drivers/clk/bcm/clk-bcm2835.c
Commit message (Expand)AuthorAgeFilesLines
* clk: bcm2835: remove remains from stub clk driverDanilo Krummrich2017-09-251-30/+0
* clk: bcm2835: Minimise clock jitter for PCM clockPhil Elwell2017-06-021-5/+29
* clk: bcm2835: Limit PCM clock to OSC and PLLD_PERPhil Elwell2017-06-021-1/+26
* clk: bcm2835: Correct the prediv logicPhil Elwell2017-06-021-1/+3
* clk: bcm2835: Add leaf clock measurement support, disabled by defaultEric Anholt2017-01-201-25/+119
* clk: bcm2835: Register the DSI0/DSI1 pixel clocks.Eric Anholt2017-01-201-12/+109
* clk: bcm2835: Don't rate change PLLs on behalf of DSI PLL dividers.Eric Anholt2017-01-201-14/+28
* clk: bcm: Fix 'maybe-uninitialized' warning in bcm2835_clock_choose_div_and_p...Boris Brezillon2016-12-121-1/+1
* clk: bcm: Allow rate change propagation to PLLH_AUX on VEC clockBoris Brezillon2016-12-081-1/+6
* clk: bcm: Support rate change propagation on bcm2835 clocksBoris Brezillon2016-12-081-4/+63
* clk: bcm2835: Avoid overwriting the div info when disabling a pll_div clkBoris Brezillon2016-12-081-1/+3
* clk: bcm2835: Fix ->fixed_divider of pllh_auxBoris Brezillon2016-11-231-1/+1
* clk: bcm2835: Clamp the PLL's requested rate to the hardware limits.Eric Anholt2016-10-171-7/+4
* clk: bcm2835: Migrate to clk_hw based registration and OF APIsStephen Boyd2016-09-141-39/+46
* clk: bcm2835: Skip PLLC clocks when deciding on a new clock parentEric Anholt2016-09-071-0/+23
* clk: bcm2835: Mark the CM SDRAM clock's parent as criticalEric Anholt2016-09-071-0/+25
* clk: bcm2835: Mark GPIO clocks enabled at boot as criticalEric Anholt2016-09-071-1/+9
* clk: bcm2835: Mark the VPU clock as criticalEric Anholt2016-09-071-1/+4
* clk: bcm2835: Fix PLL poweronEric Anholt2016-04-191-0/+4
* clk: bcm2835: Fix compiler warnings on 64-bit buildsEric Anholt2016-04-191-4/+4
* clk: bcm2835: add missing osc and per clocksMartin Sperl2016-03-171-0/+90
* clk: bcm2835: add missing PLL clock dividersMartin Sperl2016-03-171-0/+32
* clk: bcm2835: enable management of PCM clockMartin Sperl2016-03-171-0/+7
* clk: bcm2835: reorganize bcm2835_clock_array assignmentMartin Sperl2016-03-171-459/+393
* clk: bcm2835: remove use of BCM2835_CLOCK_COUNT in driverMartin Sperl2016-03-171-73/+94
* clk: bcm2835: expose raw clock-registers via debugfsMartin Sperl2016-03-171-0/+101
* clk: bcm2835: clean up coding style issuesMartin Sperl2016-03-171-6/+2
* clk: bcm2835: correctly enable fractional clock supportMartin Sperl2016-03-171-6/+39
* clk: bcm2835: divider value has to be 1 or moreMartin Sperl2016-03-171-2/+3
* clk: bcm2835: add locking to pll*_on/off methodsMartin Sperl2016-03-171-0/+4
* clk: bcm2835: pll_off should only update CM_PLL_ANARSTMartin Sperl2016-03-171-2/+8
* clk: bcm: Remove CLK_IS_ROOTStephen Boyd2016-03-021-6/+3
* clk: bcm2835: added missing clock register definitionsMartin Sperl2016-02-251-0/+13
* clk: bcm2835: Reuse CLK_DIVIDER_MAX_AT_ZERO for recalc_rate()Eric Anholt2016-02-161-11/+2
* clk: bcm2835: Fix setting of PLL divider clock ratesEric Anholt2016-02-161-5/+7
* clk: bcm2835: Add PWM clock supportRemi Pommarel2015-12-241-0/+13
* clk: bcm2835: Support for clock parent selectionRemi Pommarel2015-12-241-45/+77
* clk: bcm2835: add a round up ability to the clock divisorRemi Pommarel2015-12-241-10/+12
* clk: bcm2835: Add support for programming the audio domain clocksEric Anholt2015-10-121-1/+1521
* clk: bcm2835: Move under bcm/ with other Broadcom SoC clk drivers.Eric Anholt2015-10-011-0/+55
OpenPOWER on IntegriCloud