summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/perf_event.h
Commit message (Expand)AuthorAgeFilesLines
* perf/x86/intel: Streamline LBR MSR handling in PMIAndi Kleen2015-04-021-1/+1
* perf/x86/intel: Make the HT bug workaround conditional on HT enabledStephane Eranian2015-04-021-0/+5
* perf/x86/intel: Limit to half counters when the HT workaround is enabled, to ...Stephane Eranian2015-04-021-0/+2
* perf/x86/intel: Enforce HT bug workaround with PEBS for SNB/IVB/HSWMaria Dimakopoulou2015-04-021-1/+19
* perf/x86/intel: Implement cross-HT corruption bug workaroundMaria Dimakopoulou2015-04-021-0/+6
* perf/x86/intel: Add cross-HT counter exclusion infrastructureMaria Dimakopoulou2015-04-021-0/+32
* perf/x86: Add 'index' param to get_event_constraint() callbackStephane Eranian2015-04-021-1/+3
* perf/x86: Add 3 new scheduling callbacksMaria Dimakopoulou2015-04-021-0/+9
* perf/x86: Vectorize cpuc->kfree_on_onlineStephane Eranian2015-04-021-1/+7
* perf/x86: Rename x86_pmu::er_flags to 'flags'Stephane Eranian2015-04-021-3/+6
* perf/x86/intel/bts: Add BTS PMU driverAlexander Shishkin2015-04-021-0/+7
* perf/x86/intel/pt: Add Intel PT PMU driverAlexander Shishkin2015-04-021-0/+2
* perf/x86: Mark Intel PT and LBR/BTS as mutually exclusiveAlexander Shishkin2015-04-021-0/+40
* perf/x86/intel: Add INST_RETIRED.ALL workaroundsAndi Kleen2015-03-271-0/+1
* perf/x86/intel: Expose LBR callstack to user space toolingPeter Zijlstra2015-02-181-8/+0
* perf/x86/intel: Allocate space for storing LBR stackYan, Zheng2015-02-181-0/+7
* perf/x86/intel: Add basic Haswell LBR call stack supportYan, Zheng2015-02-181-1/+13
* perf/x86/intel: Use context switch callback to flush LBR stackYan, Zheng2015-02-181-1/+2
* perf: Introduce pmu context switch callbackYan, Zheng2015-02-181-0/+2
* perf/x86/intel: Reduce lbr_sel_map[] sizeYan, Zheng2015-02-181-0/+4
* perf/x86: Only allow rdpmc if a perf_event is mappedAndy Lutomirski2015-02-041-0/+2
* perf/x86: Add INTEL_FLAGS_UEVENT_CONSTRAINTAndi Kleen2014-11-161-0/+4
* perf/x86/intel: Revert incomplete and undocumented Broadwell client supportIngo Molnar2014-10-291-1/+0
* perf/x86: Add INST_RETIRED.ALL workaroundsAndi Kleen2014-09-241-0/+1
* perf/x86: Revamp PEBS event selectionAndi Kleen2014-08-131-6/+42
* perf/x86/intel: Protect LBR and extra_regs against KVM lyingKan Liang2014-07-161-5/+7
* perf/x86: Add a few more commentsPeter Zijlstra2014-02-271-3/+5
* perf/x86/intel/p6: Add userspace RDPMC quirk for PProPeter Zijlstra2014-02-091-0/+1
* perf/x86: Fix constraint table end marker bugMaria Dimakopoulou2013-12-051-3/+12
* perf/x86: Suppress duplicated abort LBR recordsAndi Kleen2013-10-041-0/+1
* perf/x86/intel: Clean up checkpoint-interrupt bitsPeter Zijlstra2013-09-121-0/+5
* perf/x86: Add Silvermont (22nm Atom) supportYan, Zheng2013-09-021-0/+2
* perf/x86: Fix shared register mutual exclusion enforcementStephane Eranian2013-06-261-1/+2
* perf/x86/intel: Support full width countingAndi Kleen2013-06-261-0/+5
* perf/x86/intel: Add mem-loads/stores support for HaswellAndi Kleen2013-06-191-0/+6
* perf/x86/intel: Move NMI clearing to end of PMI handlerAndi Kleen2013-06-191-0/+1
* perf/x86/intel: Add Haswell PEBS supportAndi Kleen2013-06-191-0/+2
* perf/x86/intel: Add simple Haswell PMU supportAndi Kleen2013-06-191-1/+4
* perf/x86: Reduce stack usage of x86_schedule_events()Andrew Hunter2013-06-191-1/+1
* perf/x86: Add support for PEBS Precise StoreStephane Eranian2013-04-011-0/+5
* perf/x86: Add memory profiling via PEBS Load LatencyStephane Eranian2013-04-011-1/+24
* perf/x86: Add flags to event constraintsStephane Eranian2013-04-011-3/+5
* perf/x86: Improve sysfs event mapping with event stringStephane Eranian2013-03-261-0/+17
* perf/x86: Support CPU specific sysfs eventsAndi Kleen2013-03-261-0/+1
* perf/x86: Allow for architecture specific RDPMC indexesJacob Shin2013-02-061-0/+6
* perf/x86: Move MSR address offset calculation to architecture specific filesJacob Shin2013-02-061-16/+5
* perf/x86: Add hardware events translations for Intel P6 cpusJiri Olsa2012-10-241-0/+1
* perf/x86: Add hardware events translations for AMD cpusJiri Olsa2012-10-241-1/+1
* perf/x86: Add hardware events translations for Intel cpusJiri Olsa2012-10-241-0/+2
* perf/x86: Make hardware event translations available in sysfsJiri Olsa2012-10-241-0/+2
OpenPOWER on IntegriCloud