summaryrefslogtreecommitdiffstats
path: root/arch/sparc64/lib/NGpage.S
Commit message (Collapse)AuthorAgeFilesLines
* [SPARC64]: Niagara-2 optimized copies.David S. Miller2007-08-161-0/+1
| | | | | | The bzero/memset implementation stays the same as Niagara-1. Signed-off-by: David S. Miller <davem@davemloft.net>
* [SPARC64]: store-init needs trailing membar.David S. Miller2007-03-191-0/+2
| | | | | | | | | | | | | | | | The manual says that it is required and we actually have crash reports where loads see stale data due to not having membars here. In one case the networking does: memset(skb, 0, offsetof(struct sk_buff, truesize)); and then some code later checks skb->nohdr for zero, but it's still the value that was there before the memset(). Note that arch/sparc64/lib/xor.S already got this right. Signed-off-by: David S. Miller <davem@davemloft.net>
* [SPARC64]: Fix branch signedness bug in all code patching.David S. Miller2006-03-201-1/+2
| | | | | | | The bug that hit SUN4V TLB patching exists elsewhere. Make sure we cure all such cases. Signed-off-by: David S. Miller <davem@davemloft.net>
* [SPARC64]: Niagara copy/clear page.David S. Miller2006-03-201-0/+95
Happily we have no D-cache aliasing issues on these chips, so the implementation is very straightforward. Add a stub in bootup which will be where the patching calls will be made for niagara/sun4v/hypervisor. Signed-off-by: David S. Miller <davem@davemloft.net>
OpenPOWER on IntegriCloud