summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Remove unused CONFIG_HVC_RISCV_SBI codePalmer Dabbelt2017-12-111-11/+0
* RISC-V: Logical vs Bitwise typoDan Carpenter2017-12-111-1/+1
* RISC-V: Fixes for clean allmodconfig buildPalmer Dabbelt2017-12-014-3/+15
|\
| * RISC-V: Provide stub of setup_profiling_timer()Olof Johansson2017-11-301-0/+7
| * RISC-V: Export some expected symbols for modulesOlof Johansson2017-11-302-0/+5
| * RISC-V: move empty_zero_page definition to C and export itOlof Johansson2017-11-302-3/+3
* | RISC-V: Clean up an unused includePalmer Dabbelt2017-11-301-1/+0
* | RISC-V: Allow userspace to flush the instruction cacheAndrew Waterman2017-11-305-0/+67
* | RISC-V: Flush I$ when making a dirty page executableAndrew Waterman2017-11-301-0/+48
* | RISC-V: Add VDSO entries for clock_get/gettimeofday/getcpuAndrew Waterman2017-11-276-1/+113
* | RISC-V: Remove __vdso_cmpxchg{32,64} symbol versionsPalmer Dabbelt2017-11-271-2/+0
|/
* RISC-V: Build InfrastructurePalmer Dabbelt2017-09-263-0/+126
* RISC-V: User-facing APIPalmer Dabbelt2017-09-2612-0/+977
* RISC-V: Task implementationPalmer Dabbelt2017-09-263-0/+915
* RISC-V: Generic library routines and assemblyPalmer Dabbelt2017-09-261-0/+177
* RISC-V: Init and Halt CodePalmer Dabbelt2017-09-2611-0/+1292
OpenPOWER on IntegriCloud