summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include
Commit message (Expand)AuthorAgeFilesLines
...
* | RISC-V: Remove smb_mb__{before,after}_spinlock()Palmer Dabbelt2017-11-281-8/+0
* | RISC-V: Remove __smp_bp__{before,after}_atomicPalmer Dabbelt2017-11-281-15/+0
* | RISC-V: Comment on why {,cmp}xchg is ordered how it isPalmer Dabbelt2017-11-281-2/+7
* | RISC-V: Remove unused arguments from ATOMIC_OPPalmer Dabbelt2017-11-281-47/+47
|/
* Merge tag 'riscv-for-linus-4.15-arch-v9-premerge' of git://git.kernel.org/pub...Linus Torvalds2017-11-151-14/+0
* RISC-V: Build InfrastructurePalmer Dabbelt2017-09-261-0/+61
* RISC-V: User-facing APIPalmer Dabbelt2017-09-2615-0/+710
* RISC-V: Paging and MMUPalmer Dabbelt2017-09-267-0/+910
* RISC-V: Device, timer, IRQs, and the SBIPalmer Dabbelt2017-09-267-0/+364
* RISC-V: Task implementationPalmer Dabbelt2017-09-266-0/+328
* RISC-V: ELF and module implementationPalmer Dabbelt2017-09-263-0/+150
* RISC-V: Generic library routines and assemblyPalmer Dabbelt2017-09-266-0/+822
* RISC-V: Atomic and Locking CodePalmer Dabbelt2017-09-2610-0/+1423
* RISC-V: Init and Halt CodePalmer Dabbelt2017-09-263-0/+162
OpenPOWER on IntegriCloud