summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/tlbex.c
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...Ralf Baechle2013-02-211-0/+1
|\
| * MIPS: Add support for the M14KEc core.Steven J. Hill2013-02-171-0/+1
* | MIPS: Whitespace cleanup.Ralf Baechle2013-02-011-16/+16
|/
* Revert "MIPS: Optimise TLB handlers for MIPS32/64 R2 cores."Ralf Baechle2012-12-271-16/+0
* Merge branch 'mips-next' of http://dev.phrozen.org/githttp/mips-next into mip...Ralf Baechle2012-12-131-2/+6
|\
| * MIPS: tlbex: Fix section mismatchesKevin Cernekee2012-11-091-2/+6
* | MIPS: PMC-Sierra Yosemite: Remove support.Ralf Baechle2012-12-131-18/+0
* | MIPS: Transparent Huge Pages supportRalf Baechle2012-12-121-1/+2
* | MIPS: Control huge tlb support via Kconfig symbol MIPS_HUGE_TLB_SUPPORTDavid Daney2012-12-121-13/+13
* | MIPS: tlbex: Better debug output.Ralf Baechle2012-11-261-13/+55
* | MIPS: Remove R5000A.Ralf Baechle2012-11-261-2/+0
|/
* MIPS: R5000: Fix TLB hazard handling.Ralf Baechle2012-10-161-15/+8
* MIPS: tlbex: Deal with re-definition of labelRalf Baechle2012-10-161-7/+34
* MIPS: Optimize TLB refill for RI/XI configurations.David Daney2012-10-111-16/+7
* Merge branch 'ralf-3.7' of git://git.linux-mips.org/pub/scm/sjhill/linux-sjhi...Ralf Baechle2012-09-281-1/+29
|\
| * MIPS: Optimise TLB handlers for MIPS32/64 R2 cores.Steven J. Hill2012-09-131-0/+16
| * MIPS: Avoid pipeline stalls on some MIPS32R2 cores.Steven J. Hill2012-09-131-1/+13
* | MIPS: Replace 'kernel_uses_smartmips_rixi' with 'cpu_has_rixi'.Steven J. Hill2012-09-131-7/+7
|/
* MIPS: Add support for the M14Kc core.Steven J. Hill2012-07-061-0/+2
* Disintegrate asm/system.h for MIPSDavid Howells2012-03-281-0/+1
* MIPS: No branches in delay slots for huge pages in handle_tlblDavid Daney2011-09-211-1/+2
* MIPS: tlbex: Fix build error in R3000 code.Ralf Baechle2011-09-211-2/+1
* MIPS: Close races in TLB modify handlers.David Daney2011-07-261-98/+194
* MIPS: Netlogic: Cache, TLB support and feature overrides for XLRJayachandran C2011-05-191-0/+1
* MIPS: tlbex: Fix GCC 4.6.0 build errorRalf Baechle2011-05-101-2/+2
* Fix common misspellingsLucas De Marchi2011-03-311-1/+1
* MIPS: Add an unreachable return statement to satisfy buggy GCCs.David Daney2011-03-141-0/+2
* MIPS: Optimize TLB handlers for Octeon CPUsDavid Daney2011-01-181-51/+310
* MIPS: Use BBIT instructions in TLB handlersDavid Daney2011-01-181-29/+90
* MIPS: Use C0_KScratch (if present) to hold PGD pointer.David Daney2011-01-181-10/+106
* MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx SoC codeKevin Cernekee2010-10-291-6/+5
* MIPS: JZ4740: Add base support for Ingenic JZ4740 System-on-a-ChipLars-Peter Clausen2010-08-051-0/+5
* MIPS: Check for accesses beyond the end of the PGD.David Daney2010-04-301-23/+87
* MIPS: Use uasm_i_ds{r,l}l_safe() instead of uasm_i_ds{r,l}l() in tlbex.cDavid Daney2010-04-301-16/+14
* MIPS: Sibyte: Fix M3 TLB exception handler workaround.Ralf Baechle2010-04-121-6/+16
* MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-271-28/+141
* MIPS: Use 64-bit stores to c0_entrylo on 64-bit kernels.David Daney2010-02-271-10/+10
* MIPS: Move arch/mips/mm/uasm.h to arch/mips/include/asm/uasm.hFlorian Fainelli2010-02-271-2/+1
* MIPS: Two-level pagetables for 64-bit kernels with 64KB pages.David Daney2010-02-271-0/+2
* MIPS: Cleanup forgotten label_module_alloc in tlbex.cDavid Daney2010-01-121-8/+0
* MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors.David Daney2009-12-171-3/+25
* MIPS: BCM63xx: Add Broadcom 63xx CPU definitions.Maxime Bizon2009-09-171-0/+4
* MIPS: Shrink the size of tlb handlerWu Fei2009-09-171-49/+0
* MIPS: Build fix - include <linux/smp.h> into all smp_processor_id() users.Ralf Baechle2009-06-241-0/+1
* MIPS: TLB support for hugetlbfs.David Daney2009-06-171-1/+164
* MIPS: Remove unused parameters from iPTE_LW.David Daney2009-06-171-14/+14
* MIPS: Remove dead case label.David Daney2009-06-171-1/+0
* MIPS: Allow R2 CPUs to turn off generation of 'ehb' instructions.David Daney2009-06-171-1/+2
* MIPS: Fold the TLB refill at the vmalloc path if possible.David Daney2009-06-171-24/+49
* MIPS: Replace some magic numbers with symbolic values in tlbex.cDavid Daney2009-06-171-8/+26
OpenPOWER on IntegriCloud