summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/traps.c
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'cpumask-next-for-linus' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds2015-04-201-3/+3
|\
| * mips: fix up obsolete cpu function usage.Rusty Russell2015-03-051-3/+3
* | Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-04-171-116/+160
|\ \
| * | MIPS: Set `si_code' for SIGFPE signals sent from emulation tooMaciej W. Rozycki2015-04-081-67/+83
| * | MIPS: Always clear FCSR cause bits after emulationMaciej W. Rozycki2015-04-081-1/+14
| * | MIPS: Respect the FCSR exception mask for `si_code'Maciej W. Rozycki2015-04-081-1/+10
| * | MIPS: Correct FP ISA requirementsMaciej W. Rozycki2015-04-081-12/+11
| * | MIPS: Fix BREAK code interpretation heuristicsMaciej W. Rozycki2015-04-081-1/+1
| * | MIPS: BREAK instruction interpretation correctionsMaciej W. Rozycki2015-04-081-18/+18
| * | MIPS: Correct MIPS16 BREAK code interpretationMaciej W. Rozycki2015-04-081-1/+1
| * | MIPS: Normalise code flow in the CpU exception handlerMaciej W. Rozycki2015-04-081-8/+7
| * | MIPS: Reindent R6 RI exception emulationMaciej W. Rozycki2015-04-081-16/+15
| * | MIPS: Correct the comment for FPU emulator trapsMaciej W. Rozycki2015-04-081-3/+3
| * | MIPS: Read CPU IRQ line that FDC to routed toJames Hogan2015-03-311-0/+12
| * | MIPS: Allow shared IRQ for timer & perf counterJames Hogan2015-03-311-2/+0
| |/
* | MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan2015-03-271-1/+15
* | MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton2015-03-271-8/+9
|/
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-02-211-6/+54
|\
| * MIPS: Make use of the ERETNC instruction on MIPS R6Markos Chandras2015-02-171-0/+2
| * MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6Leonid Yegoshin2015-02-171-1/+27
| * MIPS: kernel: traps: Add MIPS R6 related definitionsLeonid Yegoshin2015-02-171-5/+5
| * MIPS: Add cases for CPU_QEMU_GENERICLeonid Yegoshin2015-02-161-0/+1
| * MIPS,prctl: add PR_[GS]ET_FP_MODE prctl options for MIPSPaul Burton2015-02-121-0/+19
* | MIPS: traps: Fix inline asm ctc1 missing .set hardfloatJames Hogan2015-01-301-1/+2
|/
* MIPS: traps: Dump the PageGrain and Wired registers on MCMarkos Chandras2014-11-241-0/+2
* MIPS: traps: Dump the HTW registers on a MC exceptionMarkos Chandras2014-11-241-0/+5
* MIPS: traps: Replace printk with pr_err for MC exceptionsMarkos Chandras2014-11-241-6/+6
* MIPS: Support for hybrid FPRsPaul Burton2014-11-241-0/+47
* MIPS: disable preemption whilst initialising MSAPaul Burton2014-08-021-3/+11
* MIPS: fix MSA context for tasks which don't use FP firstPaul Burton2014-08-021-0/+2
* MIPS: init upper 64b of vector registers when MSA is first usedPaul Burton2014-08-021-9/+30
* MIPS: preserve scalar FP CSR when switching vector contextPaul Burton2014-08-021-0/+5
* MIPS: Use dedicated exception handler if CPU supports RI/XI exceptionsLeonid Yegoshin2014-08-021-0/+7
* Merge branch '3.15-fixes' into mips-for-linux-nextRalf Baechle2014-06-041-2/+4
|\
| * MIPS: Call find_vma with the mmap_sem heldDavidlohr Bueso2014-06-031-0/+2
| * MIPS: Fix typo when reporting cache and ftlb errors for ImgTec coresMarkos Chandras2014-05-251-2/+2
* | Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle2014-05-291-5/+52
|\ \
| * | MIPS: traps: Add CPU PM callback for trap configurationJames Hogan2014-05-021-23/+70
| |/
* | MIPS: MT: Remove SMTC supportRalf Baechle2014-05-241-63/+0
|/
* MIPS: traps: Set correct address limit for breakpoints and trapsLeonid Yegoshin2014-03-261-0/+12
* MIPS: kernel: traps: Whitespace clean upMarkos Chandras2014-03-261-7/+10
* MIPS: Add cases for CPU_P5600James Hogan2014-03-261-0/+1
* MIPS: Dumb MSA FP exception handlerPaul Burton2014-03-261-0/+12
* MIPS: Basic MSA context switching supportPaul Burton2014-03-261-6/+95
* MIPS: Add 1074K CPU support explicitly.Steven J. Hill2014-03-061-0/+1
* MIPS: Add support for interAptiv coresLeonid Yegoshin2014-01-221-0/+1
* MIPS: Add support for FTLBsLeonid Yegoshin2014-01-221-0/+30
* MIPS: Add support for the proAptiv coresLeonid Yegoshin2014-01-221-0/+1
* MIPS: Add printing of ES bit for Imgtec cores when cache error occurs.Leonid Yegoshin2014-01-221-8/+21
* MIPS: Support for 64-bit FP with O32 binariesPaul Burton2014-01-131-5/+5
OpenPOWER on IntegriCloud