summaryrefslogtreecommitdiffstats
path: root/arch/mips/ath79/clock.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Convert to using %pOF instead of full_nameRob Herring2017-08-291-5/+4
* MIPS: Audit and remove any unnecessary uses of module.hPaul Gortmaker2017-02-141-1/+0
* mips: ath79: clock:- Unmap region obtained by of_iomapArvind Yadav2017-01-251-2/+5
* MIPS: ath79: Fix error handlingChristophe JAILLET2017-01-031-1/+1
* MIPS: ath79: Fix test for error return of clk_register_fixed_factor().Amitoj Kaur Chawla2016-09-131-1/+1
* MIPS: ath79: Remove CLK_IS_ROOTStephen Boyd2016-05-131-1/+1
* MIPS: ath79: update devicetree clock support for AR9331Antony Pavlov2016-05-131-34/+62
* MIPS: ath79: update devicetree clock support for AR9132Antony Pavlov2016-05-131-25/+71
* MIPS: ath79: Introduce <dt-bindings/clock/ath79-clk.h>Antony Pavlov2016-05-131-16/+17
* MIPS: ath79: Fix the ar913x reference clock rateAlban Bedel2016-04-031-37/+1
* MIPS: ath79: Fix the ar724x clock calculationWeijie Gao2016-04-031-3/+3
* MIPS: ath79: Add OF support to the clocksAlban Bedel2015-06-211-19/+44
* MIPS: ath79: Use the common clk APIAlban Bedel2015-06-211-27/+2
* MIPS: ath79: Correctly name the defines for the PLL_FB registerAlban Bedel2015-06-211-3/+3
* MIPS: ath79: Switch to the clkdev frameworkGabor Juhos2013-09-031-71/+52
* MIPS: ath79: Use local variables for clock ratesGabor Juhos2013-09-031-52/+106
* MIPS: ath79: Use ath79_get_sys_clk_rate to get basic clock ratesGabor Juhos2013-09-031-11/+0
* MIPS: ath79: Use a helper function to get system clock ratesGabor Juhos2013-09-031-0/+16
* MIPS: ath79: Use local ref clock rate in ar934x_get_pll_freqGabor Juhos2013-09-031-2/+2
* MIPS: ath79: Fix ar933x watchdog clockFelix Fietkau2013-09-031-1/+1
* Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...Ralf Baechle2013-02-211-0/+78
|\
| * MIPS: ath79: add clock setup code for the QCA955X SoCsGabor Juhos2013-02-191-0/+78
* | MIPS: Whitespace cleanup.Ralf Baechle2013-02-011-1/+1
|/
* MIPS: ath79: Fix CPU/DDR frequency calculation for SRIF PLLsGabor Juhos2012-10-011-28/+81
* MIPS: ath79: use correct fractional dividers for {CPU,DDR}_PLL on AR934xGabor Juhos2012-10-011-2/+2
* MIPS: ath79: add clock initialization code for AR934XGabor Juhos2012-05-151-0/+81
* MIPS: ath79: add AR933X specific clock initGabor Juhos2011-12-071-0/+55
* MIPS: Add initial support for the Atheros AR71XX/AR724X/AR931X SoCsGabor Juhos2011-01-181-0/+183
OpenPOWER on IntegriCloud