summaryrefslogtreecommitdiffstats
path: root/arch/arm64/include/asm/tlbflush.h
Commit message (Expand)AuthorAgeFilesLines
* arm64: tlb: remove redundant barrier from __flush_tlb_pgtableWill Deacon2015-10-071-1/+0
* arm64: tlbflush: remove redundant ASID casts to (unsigned long)Will Deacon2015-10-071-5/+4
* arm64: flush: use local TLB and I-cache invalidationWill Deacon2015-10-071-0/+8
* arm64: Use last level TLBI for user pte changesCatalin Marinas2015-07-281-5/+16
* arm64: Clean up __flush_tlb(_kernel)_range functionsCatalin Marinas2015-07-281-26/+21
* arm64: move update_mmu_cache() into asm/pgtable.hWill Deacon2015-07-271-14/+0
* arm64: mm: remove reference to tlb.S from comment blockVladimir Murzin2015-06-121-2/+0
* arm64: Invalidate the TLB corresponding to intermediate page table levelsCatalin Marinas2015-03-141-0/+13
* arm64: mm: remove unused functions and variable protoypesYingjoe Chen2015-02-261-5/+0
* arm64: fix soft lockup due to large tlb flush rangeMark Salter2014-07-241-3/+26
* arm64: Fix barriers used for page table modificationsCatalin Marinas2014-07-241-2/+3
* arm64: barriers: make use of barrier options with explicit barriersWill Deacon2014-05-091-7/+7
* arm64: mm: Optimise tlb flush logic where we have >4K granuleSteve Capper2014-05-091-5/+25
* ARM64: mm: THP support.Steve Capper2013-06-141-0/+2
* arm64: TLB maintenance functionalityCatalin Marinas2012-09-171-0/+122
OpenPOWER on IntegriCloud