| Commit message (Expand) | Author | Age | Files | Lines |
* | Fix common misspellings | Lucas De Marchi | 2011-03-31 | 1 | -1/+1 |
* | Merge branch 'pgt' (early part) into devel | Russell King | 2011-01-06 | 1 | -15/+15 |
|\ |
|
| * | ARM: pgtable: provide RDONLY page table bit rather than WRITE bit | Russell King | 2010-12-22 | 1 | -8/+8 |
| * | ARM: pgtable: invert L_PTE_EXEC to L_PTE_XN | Russell King | 2010-12-22 | 1 | -3/+3 |
| * | ARM: pgtable: switch order of Linux vs hardware page tables | Russell King | 2010-12-22 | 1 | -5/+5 |
* | | Merge branch 'misc' into devel | Russell King | 2011-01-06 | 1 | -0/+7 |
|\ \ |
|
| * | | ARM: 6384/1: Remove the domain switching on ARMv6k/v7 CPUs | Catalin Marinas | 2010-11-04 | 1 | -0/+7 |
| |/ |
|
* | | ARM: 6528/1: Use CTR for the I-cache line size on ARMv7 | Catalin Marinas | 2010-12-12 | 1 | -0/+10 |
* | | ARM: 6527/1: Use CTR instead of CCSIDR for the D-cache line size on ARMv7 | Catalin Marinas | 2010-12-12 | 1 | -6/+6 |
|/ |
|
* | Merge branch 'devel-stable' into devel | Russell King | 2009-09-12 | 1 | -0/+2 |
|\ |
|
| * | nommu: Add #ifdef CONFIG_MMU around the PTE sanity checks | Catalin Marinas | 2009-07-24 | 1 | -0/+2 |
* | | [ARM] remove L_PTE_BUFFERABLE and L_PTE_CACHEABLE | Russell King | 2009-07-11 | 1 | -6/+0 |
|/ |
|
* | [ARM] Remove MT_DEVICE_IXP2000 and associated definitions | Russell King | 2008-10-01 | 1 | -1/+1 |
* | [ARM] Convert ARMv6 and ARMv7 to use new memory types | Russell King | 2008-10-01 | 1 | -2/+28 |
* | [ARM] Convert set_pte_ext implementions to macros | Russell King | 2008-10-01 | 1 | -0/+144 |
* | [ARM] armv7: add support for ARMv7 cores. | Catalin Marinas | 2007-05-08 | 1 | -0/+12 |
* | [ARM] nommu: provide a way for correct control register value selection | Russell King | 2006-06-29 | 1 | -0/+10 |
* | kbuild: arm - use generic asm-offsets.h support | Sam Ravnborg | 2005-09-09 | 1 | -1/+1 |
* | Linux-2.6.12-rc2v2.6.12-rc2 | Linus Torvalds | 2005-04-16 | 1 | -0/+51 |