summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/renesas,cpg-div6-clocks.txt
Commit message (Collapse)AuthorAgeFilesLines
* clk: shmobile: div6: Make clock-output-names optionalGeert Uytterhoeven2015-12-081-0/+4
| | | | | | | | | | | | Renesas DIV6 clocks provide a single clock output. Hence make the "clock-output-names" DT property optional instead of mandatory. In case the DT property is omitted the DT node name will be used. Rename the variable "name" to "clk_name" to make the code more similar with fixed-factor-clock.c, and to avoid a conflict with a nested local variable while we're at it. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
* clk: shmobile: div6: Grammar s/They/Their/Geert Uytterhoeven2015-10-011-1/+1
| | | | | Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
* clk: shmobile: div6: Document mandatory compatible fallbackGeert Uytterhoeven2015-06-011-1/+1
| | | | | | | | The generic CPG DIV6 clock compatible value is mandatory, as the driver uses only this value for matching. Document that this is a fallback that must be present. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
* clk: shmobile: r8a7794: Document DIV6 clock bindingsGeert Uytterhoeven2015-06-011-0/+1
| | | | Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
* clk: shmobile: r8a7793: Document DIV6 clock bindingsUlrich Hecht2015-06-011-1/+2
| | | | | | | Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Acked-by: Simon Horman <horms+renesas@verge.net.au> Cc: devicetree@vger.kernel.org Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
* clk: shmobile: document DIV6 clock parent bindingsUlrich Hecht2014-11-121-6/+12
| | | | | | | Describes how to specify the parents for clocks with EXSRC bits. Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
* clk: shmobile: Add DIV6 clock supportLaurent Pinchart2013-12-121-0/+28
DIV6 clocks are divider gate clocks controlled through a single register. The divider is expressed on 6 bits, hence the name, and can take values from 1/1 to 1/64. Those clocks are found on Renesas ARM SoCs. Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
OpenPOWER on IntegriCloud