summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* drm/radeon: use loop for initializing AFMT blocksRafał Miłecki2013-08-301-30/+23
| | | | | Signed-off-by: Rafał Miłecki <zajec5@gmail.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/edid: add a helper function to extract the speaker allocation data block ↵Alex Deucher2013-08-302-0/+53
| | | | | | | | | | | | | | | (v3) This adds a helper function to extract the speaker allocation data block from the EDID. This data block describes what speakers are present on the display device. v2: update per Ville Syrjälä's comments v3: fix copy/paste typo in memory allocation Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Tested-by: Rafał Miłecki <zajec5@gmail.com>
* drm/radeon: separate DMA codeChristian König2013-08-3013-1899/+2181
| | | | | | | | Similar to separating the UVD code, just put the DMA functions into separate files. Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: separate UVD code v3Christian König2013-08-3015-555/+826
| | | | | | | | | | | | | | Our different hardware blocks are actually completely separated, so it doesn't make much sense any more to structure the code by pure chipset generations. Start restructuring the code by separating our the UVD block. v2: updated commit message v3: rebased and restructurized start/stop functions for kv dpm. Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: remove special handling for the DMA ringChristian König2013-08-3011-59/+95
| | | | | | | | | Now that we have callbacks for [rw]ptr handling we can remove the special handling for the DMA rings and use the callbacks instead. Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: rework UVD writeback & [rw]ptr handlingChristian König2013-08-3010-31/+38
| | | | | | | | The hardware just doesn't support this correctly. Disable it before we accidentally write anywhere we shouldn't. Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: rework ring function handlingChristian König2013-08-303-787/+313
| | | | | | | | | | | Give the ring functions a separate structure and let the asic structure point to the ring specific functions. This simplifies the code and allows us to make changes at only one point. No change in functionality. Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: fix endian bugs in hw i2c atom routinesAlex Deucher2013-08-302-4/+6
| | | | | | | | | Need to swap the data fetched over i2c properly. This is the same fix as the endian fix for aux channel transactions. Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org
* drm/radeon/dpm: adjust the vblank time checks for eg, ni, siAlex Deucher2013-08-302-2/+4
| | | | | | | According to the internal teams, we never hit the limit for mclk switching on these asics, so we can disable the check. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add reclocking quirk for ASUS K70AFAlex Deucher2013-08-301-1/+9
| | | | | | | | The LCD has a relatively short vblank time (216us), but the card is able to reclock memory fine in that time. Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Reported-by: normalrawr@gmail.com
* drm/radeon/dpm: implement UVD powergating for CIAlex Deucher2013-08-303-6/+3
| | | | | | | | | Disable the UVD block when not in use to save power. The block is not actually powergated on CI, but we switch between UVD DPM (where the uvd clocks are adjusted on demand) and clocks off. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: implement UVD powergating for KB/KVAlex Deucher2013-08-304-9/+19
| | | | | | Powergate the UVD block when not in use to save power. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: restructure UVD code to handle UVD PG (v2)Alex Deucher2013-08-307-50/+50
| | | | | | | | | When we PG (powergate) UVD, we need to re-initialize it before we can use it again. v2: rebase on UVD stop fixes Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add new callback for powergating UVD (v4)Alex Deucher2013-08-302-18/+27
| | | | | | | | | | | | | | Starting on CIK, multi-media blocks like UVD no longer have special power state. Rather they have their own DPM implementation which adjusts their clocks dynamically when active. When they are not active, the blocks are powergated to save power. v2: add missing pm locks v3: rebase on uvd state selection rework v4: fix inverted logic typo noticed by Christian Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: implement force performance level for KB/KVAlex Deucher2013-08-303-0/+46
| | | | | | Allows you to force the selected performance level via sysfs. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add debugfs support for KB/KVAlex Deucher2013-08-304-0/+30
| | | | | | | This allows you to look at the current DPM state via debugfs. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: implement vblank_too_short callback for CIAlex Deucher2013-08-303-1/+17
| | | | | | | Check if we can switch the mclk during the vblank time otherwise we may get artifacts on the screen when the mclk changes. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: implement force performance level for CIAlex Deucher2013-08-304-0/+157
| | | | | | Allows you to force the selected performance level via sysfs. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add debugfs support for CIAlex Deucher2013-08-304-0/+26
| | | | | | This allows you to look at the current DPM state via debugfs. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add dpm support for CI dGPUs (v2)Alex Deucher2013-08-3015-15/+6447
| | | | | | | | | | | | | | | This adds dpm support for btc asics. This includes: - dynamic engine clock scaling - dynamic memory clock scaling - dynamic voltage scaling - dynamic pcie gen switching Set radeon.dpm=1 to enable. v2: remove unused radeon_atombios.c changes, make missing smc ucode non-fatal Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/kms: add dpm support for KB/KVAlex Deucher2013-08-3012-4/+3576
| | | | | | | | | | | | This adds dpm support for KB/KV asics. This includes: - dynamic engine clock scaling - dynamic voltage scaling - power containment - shader power scaling Set radeon.dpm=1 to enable. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add helper to fetch the vrefresh of the current modeAlex Deucher2013-08-302-0/+19
| | | | | | Needed for DPM on CI. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add a helper to encode pcie lane settingAlex Deucher2013-08-302-0/+11
| | | | | | convert from number of lanes to register setting. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add vce clocks to radeon_psAlex Deucher2013-08-301-0/+3
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add r600_get_pcie_lane_support helperAlex Deucher2013-08-302-0/+27
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: parse the acp clock voltage deps tableAlex Deucher2013-08-301-0/+26
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: parse the samu clock voltage deps tableAlex Deucher2013-08-301-0/+26
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: clean up the extended table error pathesAlex Deucher2013-08-301-34/+6
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: parse the uvd clock voltage deps tableAlex Deucher2013-08-301-0/+40
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: parse the vce clock voltage deps tableAlex Deucher2013-08-301-1/+40
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add clock voltage dep tables for acp, samuAlex Deucher2013-08-301-0/+2
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add structs to store vce clock voltage depsAlex Deucher2013-08-301-0/+12
| | | | | | Used for vce power management. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: grab mvdd_dependency_on_mclk info from vbiosAlex Deucher2013-08-302-0/+20
| | | | | | Required for dpm on CI. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: add support for parsing the atom powertune tableAlex Deucher2013-08-302-0/+56
| | | | | | Needed for DPM on CI. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/dpm: update cac leakage table parsing for CIAlex Deucher2013-08-302-8/+24
| | | | | | Uses a different table format if the board supports EVV. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: adjust si_dpm function for code sharingAlex Deucher2013-08-301-7/+14
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add get_temperature() callbacks for CIK (v2)Alex Deucher2013-08-305-0/+51
| | | | | | | | | This added support for the on-chip thermal sensors on CIK asics. v2: fix register offset. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add KB/KV to r600_is_internal_thermal_sensorAlex Deucher2013-08-301-0/+1
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add CI to r600_is_internal_thermal_sensor()Alex Deucher2013-08-301-0/+1
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add support for thermal controller on KB/KVAlex Deucher2013-08-302-0/+6
| | | | | | No support for reading temperature back yet. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/cik: add rlc helpers for DPMAlex Deucher2013-08-302-0/+38
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add structs to store uvd clock voltage depsAlex Deucher2013-08-301-0/+12
| | | | | | Used for uvd power management. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: switch to pptable.hAlex Deucher2013-08-302-612/+685
| | | | | | | | Internally we switched to using a separate header for atombios pplib definitions. Switch over the open source driver. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/sumo add helper to go from vid7 to vid2Alex Deucher2013-08-302-0/+17
| | | | | | Needed for DPM on KB/KV. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add indirect accessors for dift registers on CIKAlex Deucher2013-08-302-0/+21
| | | | Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: implement clock and power gating for CIK (v3)Alex Deucher2013-08-307-24/+2565
| | | | | | | | | Only the APUs support power gating. v2: disable cgcg for now v3: workaround hw issue in mgcg Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: convert SI,CIK to use sumo_rlc functionsAlex Deucher2013-08-307-195/+49
| | | | | | and remove duplicate si_rlc functions. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: clean up sumo_rlc_init() for code sharingAlex Deucher2013-08-301-108/+113
| | | | | | | This will eventually be shared with newer asics to reduce code duplication. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon/cik: restructure rlc setupAlex Deucher2013-08-303-31/+56
| | | | | | | Restructure rlc setup to handle clock and power gating. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
* drm/radeon: add support for ASPM on CIK asicsAlex Deucher2013-08-302-1/+222
| | | | | | | Enables PCIE ASPM (Active State Power Management) on CIK asics. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
OpenPOWER on IntegriCloud