summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* ARM: dts: imx: share pad macro names between imx6q and imx6dlShawn Guo2013-08-2215-2931/+2530
| | | | | | | | | | | | | | | | | | | | | The imx6q and imx6dl are two pin-to-pin compatible SoCs. The same board design can work with either chip plugged into the socket, e.g. sabresd and sabreauto boards. We currently define pin groups in imx6q.dtsi and imx6dl.dtsi respectively because the pad macro names are different between two chips. This brings a maintenance burden on having the same label point to the same pin group defined in two places. The patch replaces prefix MX6Q_ and MX6DL_ with MX6QDL_ for both SoCs pad macro names. Then the pin groups becomes completely common between imx6q and imx6dl and can just be moved into imx6qdl.dtsi, so that the long term maintenance of imx6q/dt pin settings becomes easier. Unfortunately, the change brings some dramatic diff stat, but it's all about DTS file, and the ultimate net diff stat is good. Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: enable the uart2 for imx6q-arm2Huang Shijie2013-08-221-0/+10
| | | | | | | | enable the uart2 for imx6q-arm2 board. The uart2 works in the DTE mode, with the RTS/CTS and DMA enabled. Signed-off-by: Huang Shijie <b32955@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx6q{dl}: add a DTE uart pinctrl for uart2Huang Shijie2013-08-222-0/+18
| | | | | | | | In the arm2 board, the UART2 works in the dte mode. So add a pinctrl for both the imx6q{dl} boards. Signed-off-by: Huang Shijie <b32955@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx6q{dl}: add DTE pads for uartHuang Shijie2013-08-222-0/+8
| | | | | | | | The uart2 in the imx6q-arm2 board is used as a DTE uart, this patch adds the necessary DTE pads for uart2. Signed-off-by: Huang Shijie <b32955@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx6sl: add "fsl,imx6q-uart" for uart compatibleHuang Shijie2013-08-221-5/+10
| | | | | | | | In order to enable the DMA for some uart port in imx6sl, we add the "fsl,imx6q-uart" to the uart's compatible property. Signed-off-by: Huang Shijie <b32955@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27 phyCARD-S, i2c ADC device nodeMarkus Pargmann2013-08-221-0/+18
| | | | | Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27 phyCARD-S, move i2c1 and owire to rdkMarkus Pargmann2013-08-222-18/+13
| | | | | | | | Both buses are not used on the phyCARD-S module. This patch moves them to the rdk file. Remove ioexpander. Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27 phyCARD-S SOM remove wrong i2c sensorMarkus Pargmann2013-08-221-5/+0
| | | | | | | | This sensor was introduced in the original pca100 board file, but phyCARD-S SOM and RDK do not have a temperature sensor. Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx: Add the missing cpus nodeFabio Estevam2013-08-223-0/+30
| | | | | | | To make it consistent with the other i.mx SoCs, let's add the cpus nodes. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx6dl-wandboard: Add audio supportFabio Estevam2013-08-222-0/+80
| | | | | | | | | Wandboard has a sgtl5000 codec. Add audio support. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27 phyCARD-S remove wrong I2C RTCMarkus Pargmann2013-08-221-5/+0
| | | | | | | | | Fixup of commit "ARM: dts: Add device tree support for phycard pca100". Remove wrong I2C RTC node. Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27-phytec-phycore-som: Using labels for reusing UART, I2C and FECAlexander Shiyan2013-08-221-33/+30
| | | | | Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27-phytec-phycore-rdk: Add CAN nodeAlexander Shiyan2013-08-221-0/+13
| | | | | | | This patch adds CAN (NXP SJA1000) node for Phytec PCM-970 RDK. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27-phytec-phycore-som: Add SRAM nodeAlexander Shiyan2013-08-221-0/+10
| | | | | | | This patch adds SRAM node for Phytec PCM-038 module. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27-phytec-phycore-som: Add WEIM nodeAlexander Shiyan2013-08-221-9/+14
| | | | | | | | This patch adds WEIM node for Phytec PCM-038 module. Migrate existing on-module NOR-flash as children of WEIM CS0. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX27: Add WEIM nodeAlexander Shiyan2013-08-221-0/+17
| | | | | | | | This patch adds the missing (Wireless External Interface Module) WEIM devicetree node for i.MX27 CPUs. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX27: Move IIM node under AIPI2 busAlexander Shiyan2013-08-221-7/+7
| | | | | | | | This patch moves IIM node under AIPI2 bus, since this is proper location for this module. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx: add #dma-cells property for sdmaHuang Shijie2013-08-225-0/+5
| | | | | | | Add the #dma-cells property for all the sdma in all the imx platforms. Signed-off-by: Huang Shijie <b32955@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM i.MX6DL: dts: add clock and mux configuration for LDBPhilipp Zabel2013-08-222-2/+17
| | | | | | | | | i.MX6DL does not have the second IPU, but the LVDS multiplexers can connect either LVDS channel of the LDB to IPU1 DI0 or IPU1 DI1. Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> [shawn.guo: remove "crtcs" property from imx6qdl.dtsi] Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: mx53qsb: Enable VPU supportFabio Estevam2013-08-222-0/+14
| | | | | | | Enable Video Processing Unit (VPU) support. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: add sram for imx53 and imx6qPhilipp Zabel2013-08-222-0/+11
| | | | | | | This patch enables the On-Chip SRAM (OCRAM) on i.MX53 and i.MX6 SoCs. Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: Add device tree support for phycard pca100Markus Pargmann2013-08-223-0/+136
| | | | | | | | | | | | | | | | | | | | | | Board files for Phytec phyCARD-S "System on Module" and "Rapid Development Kit". Based on patches from: Steffen Trumtrar <s.trumtrar@pengutronix.de>: - Original patch - ARM: dts: Set partition offsets for phycard - ARM: dts: Use CSPI1 instead of CSPI2 on phycard pca100 - ARM: imx27-phytec-phycard-S.dts: resize nand partitions Jan Luebbe <jlu@pengutronix.de>: - ARM: dts: Enable bad block table in NAND Cc: Steffen Trumtrar <s.trumtrar@pengutronix.de> Cc: Jan Luebbe <jlu@pengutronix.de> Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27 cpufreq-cpu0 frequenciesMarkus Pargmann2013-08-221-0/+18
| | | | | | | | | | Set operating-points for imx27. There is no regulator support, so the voltages are 0. The frequencies should be the same for all imx27 boards, so it is defined here and can be overwritten if necessary. Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Add 1-wireMarkus Pargmann2013-08-221-0/+7
| | | | | | Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Add imx framebuffer deviceMarkus Pargmann2013-08-221-0/+9
| | | | | | Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: imx27: Use 'AITC' for the interrupt controller nameFabio Estevam2013-08-221-3/+3
| | | | | | | | | | | | | | On the MX27 Reference Manual the interrupt controller is named AITC: ARM926EJ-S Interrupt Controller So use the AITC term instead of AVIC. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Origin: id:1334193132-18944-2-git-send-email-festevam@gmail.com Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Markus Pargmann <mpa@pengutronix.de> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX51: Add USB host1/2 pinmux entriesSascha Hauer2013-08-221-0/+38
| | | | | | | This adds pinmux entries for USBH1/2 in ULPI mode. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX51 babbage: Add spi-cs-high property to pmicSascha Hauer2013-08-221-0/+1
| | | | | | | | | | | The mc13892 driver knows that it needs spi-cs-high, so the mc13892 will work. The dataflash also connected to this bus though can only be probed when the mc13892 is inactive. Due to driver potential differences in the probe order we can only make sure the mc13892 is inactive when we put the information into the devicetree. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX51: move kpp pinmux entrySascha Hauer2013-08-221-15/+15
| | | | | | | For keeping the alphabetical order in the pinmux nodes. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX6: Add i2c and spi aliasesSascha Hauer2013-08-221-5/+12
| | | | | | | | This allows to order the i2c and spi devices correctly. While at it reorder the aliases entries alphabetically. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX53: Add i2c and spi aliasesSascha Hauer2013-08-221-5/+8
| | | | | | | | This allows to order the i2c and spi devices correctly. While at it reorder the aliases entries alphabetically. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX51: Add i2c and spi aliasesSascha Hauer2013-08-221-3/+8
| | | | | | | | This allows to order the i2c and spi devices correctly. While at it reorder the aliases entries alphabetically. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX27: Add i2c aliasesSascha Hauer2013-08-221-6/+8
| | | | | | | | This allows to order the i2c devices correctly. While at it reorder the aliases entries alphabetically. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX25: Add i2c and spi aliasesSascha Hauer2013-08-221-4/+10
| | | | | | | | This allows to order the i2c and spi devices correctly. While at it reorder the aliases entries alphabetically. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX53: Add iim nodeSascha Hauer2013-08-221-0/+7
| | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX51: Add iim nodeSascha Hauer2013-08-221-0/+7
| | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX25: Add iim nodeSascha Hauer2013-08-221-0/+7
| | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX31: Add iim nodeSascha Hauer2013-08-221-0/+7
| | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX27: Add iim nodeSascha Hauer2013-08-221-0/+7
| | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX6qdl: Add i.MX31 compatible to gpt nodeSascha Hauer2013-08-221-1/+1
| | | | | | | | The i.MX6 gpt is handled by the i.MX31 gpt driver in the kernel, so add a corresponding compatible entry. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX6qdl: Add compatible and clock to flexcan nodesSascha Hauer2013-08-221-0/+6
| | | | | Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: i.MX6: sync imx6q and imx6dl pinmux entriesSascha Hauer2013-08-222-5/+121
| | | | | | | | | | | The i.MX6Q and i.MX6DL are pin compatible, so the pinmux entries should be in sync. This patch systematically adds the pinmux entries missing from the imx6q to the imx6dl file. Some name inconsistencies and whitespace damage is fixed along the way. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Add kpp devicetree nodeAlexander Shiyan2013-08-221-0/+8
| | | | | | | | | This patch adds the missing (Keypad Port) KPP devicetree node for i.MX27 CPUs. Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27-phytec-phycore-som: Define minimal memory layoutAlexander Shiyan2013-08-221-1/+1
| | | | | | | | | Define minimal memory layout for i.MX27 PCM-038 module. This will help to use appended DTB with non-DT capable bootloaders. Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Sort entries by addressAlexander Shiyan2013-08-221-5/+5
| | | | | | Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Rename PWM devicetree nodeAlexander Shiyan2013-08-221-1/+1
| | | | | | | | i.MX27 have only one PWM, so index from PWM devicetree node removed. Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Add AUDMUX devicetree nodeAlexander Shiyan2013-08-221-0/+7
| | | | | | | | | This patch adds the missing (Digital Audio MUX) AUDMUX devicetree node for i.MX27 CPUs. Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx27: Add SAHARA2 devicetree nodeAlexander Shiyan2013-08-221-0/+8
| | | | | | | | | This patch adds the missing (Symmetric/Asymmetric Hashing and Random Accelerator) SAHARA2 devicetree node for i.MX27 CPUs. Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com> Acked-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: apf27dev: add rtc ds1374 to the device treePhilippe Reynes2013-08-221-0/+5
| | | | | Signed-off-by: Philippe Reynes <tremyfr@yahoo.fr> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
* ARM: dts: imx6qdl-sabresd: enable the SPI NORHuang Shijie2013-08-221-0/+16
| | | | | | enable the spi nor for imx6q{dl}-sabresd boards. Signed-off-by: Huang Shijie <b32955@freescale.com>
OpenPOWER on IntegriCloud