summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* drm/radeon/kms: allow r500 US_FORMAT regs in the CS checkerMarek Olšák2010-12-212-1/+17
* drm/radeon: Definition of R_0003C2_GENMO_WT seems wrongTijl Coosemans2010-12-211-1/+1
* drm/fb: Don't expose mmio for fbdev emulation layerJames Simmons2010-12-215-14/+4
* drm/radeon/kms: properly print ontario chip idAlex Deucher2010-12-161-0/+1
* drm/radeon/kms: fix vram start calculation on ontario (v2)Alex Deucher2010-12-164-13/+8
* Merge remote branch 'nouveau/drm-nouveau-next' of ../drm-nouveau-next into dr...Dave Airlie2010-12-1663-4018/+6600
|\
| * drm/nv50: fix a couple of vm init issuesFrancisco Jerez2010-12-161-6/+7
| * drm/nv04-nv40: Fix up PCI(E) GART DMA object bus address calculation.Francisco Jerez2010-12-083-18/+10
| * drm/nouveau: kick vram functions out into an "engine"Ben Skeggs2010-12-087-51/+74
| * drm/nouveau: allow gpuobj vinst to be a virtual address when necessaryBen Skeggs2010-12-082-2/+24
| * drm/nv50: tidy up PCIEGART implementationBen Skeggs2010-12-085-95/+79
| * drm/nv50: enable non-contig vram allocations where requestedBen Skeggs2010-12-081-1/+5
| * drm/nv50: enable 4KiB pages for small vram allocationsBen Skeggs2010-12-082-19/+25
| * drm/nv50: implement global channel address space on new VM codeBen Skeggs2010-12-0813-216/+86
| * drm/nv50: implement BAR1/BAR3 management on top of new VM codeBen Skeggs2010-12-084-153/+162
| * drm/nv50: import new vm codeBen Skeggs2010-12-0811-22/+714
| * drm/nv50: implement custom vram mmBen Skeggs2010-12-088-122/+650
| * drm/nouveau: Avoid potential race between nouveau_fence_update() and context ...Francisco Jerez2010-12-081-8/+11
| * drm/nouveau: fix use of drm_mm_node in semaphore objectBen Skeggs2010-12-081-3/+2
| * drm/nouveau: wrap calls to ttm_bo_validate()Ben Skeggs2010-12-083-5/+20
| * drm/nouveau: no need to zero dma objects, we fill them completely anywayBen Skeggs2010-12-081-5/+2
| * drm/nouveau: introduce a util function to wait on reg != valBen Skeggs2010-12-084-13/+35
| * drm/nouveau: implicitly insert non-DMA objects into RAMHTBen Skeggs2010-12-086-80/+43
| * drm/nouveau: make fifo.create_context() responsible for mapping control regsBen Skeggs2010-12-085-21/+29
| * drm/nouveau: Spin for a bit in nouveau_fence_wait() before yielding the CPU.Francisco Jerez2010-12-081-1/+2
| * drm/nouveau: Use WC memory on the AGP GART.Francisco Jerez2010-12-081-2/+3
| * drm/nouveau: Synchronize with the user channel before GPU object destruction.Francisco Jerez2010-12-084-28/+28
| * drm/nv04-nv10: Don't re-enable FIFO access multiple times after IRQ dispatch.Francisco Jerez2010-12-082-15/+0
| * drm/nv04-nv40: Give "gpuobj->cinst" the same meaning as on nv50.Francisco Jerez2010-12-083-13/+3
| * drm/nouveau: fabricate DCB encoder table for iMac G4Francisco Jerez2010-12-031-64/+38
| * drm/nouveau: tidy up and extend dma object creation interfacesBen Skeggs2010-12-038-160/+184
| * drm/nouveau: remove some useless GETPARAMsBen Skeggs2010-12-032-19/+1
| * drm/nv84: fix minor issues in PCRYPT implementationBen Skeggs2010-12-032-1/+2
| * drm/nouveau: remove dummy page use from PCI(E)GART, use PTE present insteadBen Skeggs2010-12-032-37/+3
| * drm/nv50: fix 0x100c90 init for NVAFBen Skeggs2010-12-031-3/+6
| * drm/nv50: allocate page for unknown PFB object in nv50_fb.cBen Skeggs2010-12-032-1/+56
| * drm/nouveau: rework gpu-specific instmem interfacesBen Skeggs2010-12-036-243/+270
| * drm/nouveau: simplify gpuobj suspend/resumeBen Skeggs2010-12-034-73/+21
| * drm/nv50: rework PGPIO IRQ handling and hotplug detectionBen Skeggs2010-12-037-104/+234
| * drm/nv04-nv40: unregister irq handler on destroyBen Skeggs2010-12-031-0/+3
| * drm/nouveau: tidy+move PGRAPH ISRs to their respective *_graph.c filesBen Skeggs2010-12-038-894/+809
| * drm/nouveau: move PFIFO ISR into nv04_fifo.cBen Skeggs2010-12-037-208/+219
| * drm/nv04-nv40: register vblank isrBen Skeggs2010-12-032-19/+18
| * drm/nouveau: move bitfield/enum helpers to nouveau_util.cBen Skeggs2010-12-033-68/+63
| * drm/nv50: use register/unregister functionality for PDISPLAY ISRBen Skeggs2010-12-034-18/+13
| * drm/nv50: move GPIO ISR to nv50_gpio.cBen Skeggs2010-12-035-24/+40
| * drm/nv84: move PCRYPT ISR out of nouveau_irq.cBen Skeggs2010-12-035-25/+98
| * drm/nouveau: allow irq handlers to be installed by engine-specific codeBen Skeggs2010-12-032-1/+37
| * drm/nv50: 0x50c0 apparently works on NVA3+ too, so lets allow itBen Skeggs2010-12-031-5/+4
| * drm/nv50: fix compute object classBen Skeggs2010-12-031-2/+8
OpenPOWER on IntegriCloud