summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* drm/nvc0: parse a couple more PGRAPH_INTRBen Skeggs2010-12-301-0/+16
* drm/nvc0: nuke left-over debug messagesBen Skeggs2010-12-292-3/+0
* drm/nvc0: kill off a couple more magicsBen Skeggs2010-12-293-19/+21
* drm/nouveau: Validate channel indices passed from userspace.Michel Hermier2010-12-271-0/+3
* drm/nouveau: Only select ACPI_VIDEO if its dependencies are metBen Hutchings2010-12-271-1/+1
* drm/nvc0: accelerate ttm buffer movesBen Skeggs2010-12-211-1/+56
* drm/nvc0: initial support for tiled buffer objectsBen Skeggs2010-12-215-25/+62
* drm/nvc0: implement fbcon accelerationBen Skeggs2010-12-214-6/+300
* drm/nvc0: implement pgraph engine hooksBen Skeggs2010-12-216-3/+3631
* drm/nvc0: implement pfifo engine hooksBen Skeggs2010-12-212-0/+361
* drm/nvc0: implement fencingBen Skeggs2010-12-211-8/+20
* drm/nvc0: fix channel dma init pathsBen Skeggs2010-12-213-10/+38
* drm/nvc0: skip dma object creation for drm channelBen Skeggs2010-12-211-0/+5
* drm/nvc0: implement channel structure initialisationBen Skeggs2010-12-211-4/+20
* drm/nvc0: gpuobj_new need only check validity and init the relevant engineBen Skeggs2010-12-211-4/+11
* drm/nvc0: reject the notifier_alloc ioctlBen Skeggs2010-12-211-0/+5
* drm/nvc0: create shared channel vmBen Skeggs2010-12-211-0/+16
* drm/nvc0: initial vm implementation, use for bar1/bar3 managementBen Skeggs2010-12-218-204/+266
* drm/nvc0: import initial vm backendBen Skeggs2010-12-217-7/+169
* drm/nouveau: modify vm to accomodate dual page tables for nvc0Ben Skeggs2010-12-214-75/+65
* drm/nv50: add missing license header to nv50_fbcon.cBen Skeggs2010-12-211-0/+24
* drm/nv50: fix smatch warning in nv50_vram.cBen Skeggs2010-12-211-1/+2
* drm/nouveau: sizeof() vs ARRAY_SIZE()Dan Carpenter2010-12-211-1/+1
* drm/radeon/kms: properly print ontario chip idAlex Deucher2010-12-161-0/+1
* drm/radeon/kms: fix vram start calculation on ontario (v2)Alex Deucher2010-12-164-13/+8
* Merge remote branch 'nouveau/drm-nouveau-next' of ../drm-nouveau-next into dr...Dave Airlie2010-12-1663-4018/+6600
|\
| * drm/nv50: fix a couple of vm init issuesFrancisco Jerez2010-12-161-6/+7
| * drm/nv04-nv40: Fix up PCI(E) GART DMA object bus address calculation.Francisco Jerez2010-12-083-18/+10
| * drm/nouveau: kick vram functions out into an "engine"Ben Skeggs2010-12-087-51/+74
| * drm/nouveau: allow gpuobj vinst to be a virtual address when necessaryBen Skeggs2010-12-082-2/+24
| * drm/nv50: tidy up PCIEGART implementationBen Skeggs2010-12-085-95/+79
| * drm/nv50: enable non-contig vram allocations where requestedBen Skeggs2010-12-081-1/+5
| * drm/nv50: enable 4KiB pages for small vram allocationsBen Skeggs2010-12-082-19/+25
| * drm/nv50: implement global channel address space on new VM codeBen Skeggs2010-12-0813-216/+86
| * drm/nv50: implement BAR1/BAR3 management on top of new VM codeBen Skeggs2010-12-084-153/+162
| * drm/nv50: import new vm codeBen Skeggs2010-12-0811-22/+714
| * drm/nv50: implement custom vram mmBen Skeggs2010-12-088-122/+650
| * drm/nouveau: Avoid potential race between nouveau_fence_update() and context ...Francisco Jerez2010-12-081-8/+11
| * drm/nouveau: fix use of drm_mm_node in semaphore objectBen Skeggs2010-12-081-3/+2
| * drm/nouveau: wrap calls to ttm_bo_validate()Ben Skeggs2010-12-083-5/+20
| * drm/nouveau: no need to zero dma objects, we fill them completely anywayBen Skeggs2010-12-081-5/+2
| * drm/nouveau: introduce a util function to wait on reg != valBen Skeggs2010-12-084-13/+35
| * drm/nouveau: implicitly insert non-DMA objects into RAMHTBen Skeggs2010-12-086-80/+43
| * drm/nouveau: make fifo.create_context() responsible for mapping control regsBen Skeggs2010-12-085-21/+29
| * drm/nouveau: Spin for a bit in nouveau_fence_wait() before yielding the CPU.Francisco Jerez2010-12-081-1/+2
| * drm/nouveau: Use WC memory on the AGP GART.Francisco Jerez2010-12-081-2/+3
| * drm/nouveau: Synchronize with the user channel before GPU object destruction.Francisco Jerez2010-12-084-28/+28
| * drm/nv04-nv10: Don't re-enable FIFO access multiple times after IRQ dispatch.Francisco Jerez2010-12-082-15/+0
| * drm/nv04-nv40: Give "gpuobj->cinst" the same meaning as on nv50.Francisco Jerez2010-12-083-13/+3
| * drm/nouveau: fabricate DCB encoder table for iMac G4Francisco Jerez2010-12-031-64/+38
OpenPOWER on IntegriCloud