summaryrefslogtreecommitdiffstats
path: root/sound/soc/pxa
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2015-11-20 15:43:06 -0800
committerMark Brown <broonie@kernel.org>2015-11-21 11:40:08 +0000
commit18560a4e3b07438113b50589e78532d95f907029 (patch)
tree5441d8f927de914f811b00319382928120f09aa9 /sound/soc/pxa
parent8985729578cb42f9e781a8e38e5b6b1ee90c1018 (diff)
downloadop-kernel-dev-18560a4e3b07438113b50589e78532d95f907029.zip
op-kernel-dev-18560a4e3b07438113b50589e78532d95f907029.tar.gz
ASoC: qcom: Specify LE device endianness
This is a little endian device, but so far we've been relying on the regmap mmio bus handling this for us without explicitly stating that fact. After commit 4a98da2164cf (regmap-mmio: Use native endianness for read/write, 2015-10-29), the regmap mmio bus will read/write with the __raw_*() IO accessors, instead of using the readl/writel() APIs that do proper byte swapping for little endian devices. So if we're running on a big endian processor and haven't specified the endianness explicitly in the regmap config or in DT, we're going to switch from doing little endian byte swapping to big endian accesses without byte swapping, leading to some confusing results. Specify the endianness explicitly so that the regmap core properly byte swaps the accesses for us. Cc: Kenneth Westfield <kwestfie@codeaurora.org> Cc: Kevin Hilman <khilman@linaro.org> Cc: Tyler Baker <tyler.baker@linaro.org> Cc: Simon Arlott <simon@fire.lp0.eu> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'sound/soc/pxa')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud