summaryrefslogtreecommitdiffstats
path: root/net
diff options
context:
space:
mode:
authorTyler Baicar <tbaicar@codeaurora.org>2017-06-21 12:17:04 -0600
committerWill Deacon <will.deacon@arm.com>2017-06-22 15:43:47 +0100
commit42aa560446622da6c33dce54fc8f4cd81516e906 (patch)
treeae53e85283f84c42782142b8baab33df7a46583b /net
parentdd19802f2a224486c7f9a43bccd92e36c25afed9 (diff)
downloadop-kernel-dev-42aa560446622da6c33dce54fc8f4cd81516e906.zip
op-kernel-dev-42aa560446622da6c33dce54fc8f4cd81516e906.tar.gz
acpi: apei: read ack upon ghes record consumption
A RAS (Reliability, Availability, Serviceability) controller may be a separate processor running in parallel with OS execution, and may generate error records for consumption by the OS. If the RAS controller produces multiple error records, then they may be overwritten before the OS has consumed them. The Generic Hardware Error Source (GHES) v2 structure introduces the capability for the OS to acknowledge the consumption of the error record generated by the RAS controller. A RAS controller supporting GHESv2 shall wait for the acknowledgment before writing a new error record, thus eliminating the race condition. Add support for parsing of GHESv2 sub-tables as well. Signed-off-by: Tyler Baicar <tbaicar@codeaurora.org> CC: Jonathan (Zhixiong) Zhang <zjzhang@codeaurora.org> Reviewed-by: James Morse <james.morse@arm.com> Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'net')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud