summaryrefslogtreecommitdiffstats
path: root/net/mac802154/main.c
diff options
context:
space:
mode:
authorCaesar Wang <wxt@rock-chips.com>2015-10-23 19:25:26 +0800
committerEduardo Valentin <edubezval@gmail.com>2015-11-03 09:57:08 -0800
commit9aba783a2afd14642f7a28ce23b10af1935a2fcd (patch)
tree95b69c3633a5f8d4645cfe7df9968fc3a7f716d9 /net/mac802154/main.c
parent61c8e8aa9fa266d3b917621d69cd8086a0db558d (diff)
downloadop-kernel-dev-9aba783a2afd14642f7a28ce23b10af1935a2fcd.zip
op-kernel-dev-9aba783a2afd14642f7a28ce23b10af1935a2fcd.tar.gz
dt-bindings: rockchip-thermal: Add the pinctrl states in this document
The "init" pinctrl is defined we'll set pinctrl to this state before probe and then "default" after probe. Add the "init" and "sleep" pinctrl as the OTP gpio state, since we need switch the pin to gpio state before the TSADC controller is reset. AFAIK, the TSADC controller is reset, the tshut polarity will be a *low* signal in a short period of time for some devices. Says: The TSADC get the temperature on rockchip thermal. If T(current temperature) < (setting temperature), the OTP output the *high* signal. If T(current temperature) > (setting temperature), the OTP output the *low* Signal. In some cases, the OTP pin is connected to the PMIC, maybe the PMIC can accept the reset response time to avoid this issue. In other words, the system will be always reboot if we make the OTP pin is connected the others IC to control the power. Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Caesar Wang <wxt@rock-chips.com> Reviewed-by: Douglas Anderson <dianders@chromium.org> Signed-off-by: Eduardo Valentin <edubezval@gmail.com>
Diffstat (limited to 'net/mac802154/main.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud