summaryrefslogtreecommitdiffstats
path: root/include/video/trident.h
diff options
context:
space:
mode:
authorSrinivas Ramana <sramana@codeaurora.org>2016-09-30 15:03:31 +0100
committerRussell King <rmk+kernel@armlinux.org.uk>2016-10-02 20:05:14 +0100
commit117e5e9c4cfcb7628f08de074fbfefec1bb678b7 (patch)
treec2fff3c27b8602ce3e9d49abb9c42daba10f20d4 /include/video/trident.h
parentd248220f0465b818887baa9829e691fe662b2c5e (diff)
downloadop-kernel-dev-117e5e9c4cfcb7628f08de074fbfefec1bb678b7.zip
op-kernel-dev-117e5e9c4cfcb7628f08de074fbfefec1bb678b7.tar.gz
ARM: 8618/1: decompressor: reset ttbcr fields to use TTBR0 on ARMv7
If the bootloader uses the long descriptor format and jumps to kernel decompressor code, TTBCR may not be in a right state. Before enabling the MMU, it is required to clear the TTBCR.PD0 field to use TTBR0 for translation table walks. The commit dbece45894d3a ("ARM: 7501/1: decompressor: reset ttbcr for VMSA ARMv7 cores") does the reset of TTBCR.N, but doesn't consider all the bits for the size of TTBCR.N. Clear TTBCR.PD0 field and reset all the three bits of TTBCR.N to indicate the use of TTBR0 and the correct base address width. Fixes: dbece45894d3 ("ARM: 7501/1: decompressor: reset ttbcr for VMSA ARMv7 cores") Acked-by: Robin Murphy <robin.murphy@arm.com> Signed-off-by: Srinivas Ramana <sramana@codeaurora.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'include/video/trident.h')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud