diff options
| author | Eunchul Kim <chulspro.kim@samsung.com> | 2012-12-14 17:58:55 +0900 |
|---|---|---|
| committer | Inki Dae <daeinki@gmail.com> | 2012-12-15 02:38:53 +0900 |
| commit | 16102edb49b6cc7fbb68b10c04a42b78fbceb3ed (patch) | |
| tree | 97c4c28c5fb058bb94b304eae3be0efa1decdc46 /include/drm | |
| parent | c12e2617b25535014a766a0bc3e05134ef817b82 (diff) | |
| download | op-kernel-dev-16102edb49b6cc7fbb68b10c04a42b78fbceb3ed.zip op-kernel-dev-16102edb49b6cc7fbb68b10c04a42b78fbceb3ed.tar.gz | |
drm/exynos: add fimc ipp driver
FIMC is stand for Fully Interfactive Mobile Camera and
supports image scaler/rotator/crop/flip/csc and input/output DMA operations
and also supports writeback and display output operations.
This driver is registered to IPP subsystem framework to be used by user side
and user can control the FIMC hardware through some interfaces of IPP subsystem
framework.
Changelog v6:
- fix build warning.
Changelog v1 ~ v5:
- add comments, code fixups and cleanups.
Signed-off-by: Eunchul Kim <chulspro.kim@samsung.com>
Signed-off-by: Jinyoung Jeon <jy0.jeon@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Diffstat (limited to 'include/drm')
| -rw-r--r-- | include/drm/exynos_drm.h | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/include/drm/exynos_drm.h b/include/drm/exynos_drm.h index 3c13a3a..808dad2 100644 --- a/include/drm/exynos_drm.h +++ b/include/drm/exynos_drm.h @@ -85,4 +85,30 @@ struct exynos_drm_hdmi_pdata { int (*get_hpd)(void); }; +/** + * Platform Specific Structure for DRM based IPP. + * + * @inv_pclk: if set 1. invert pixel clock + * @inv_vsync: if set 1. invert vsync signal for wb + * @inv_href: if set 1. invert href signal + * @inv_hsync: if set 1. invert hsync signal for wb + */ +struct exynos_drm_ipp_pol { + unsigned int inv_pclk; + unsigned int inv_vsync; + unsigned int inv_href; + unsigned int inv_hsync; +}; + +/** + * Platform Specific Structure for DRM based FIMC. + * + * @pol: current hardware block polarity settings. + * @clk_rate: current hardware clock rate. + */ +struct exynos_drm_fimc_pdata { + struct exynos_drm_ipp_pol pol; + int clk_rate; +}; + #endif /* _EXYNOS_DRM_H_ */ |
