diff options
| author | Paul Mundt <lethal@linux-sh.org> | 2006-09-27 18:27:43 +0900 |
|---|---|---|
| committer | Paul Mundt <lethal@linux-sh.org> | 2006-09-27 18:27:43 +0900 |
| commit | 72c35543f8cf1316773ffbd9619575bb84ac44fb (patch) | |
| tree | 5dc8ba51079cbc65be0ee0e881da03e6ac0b0b5b /include/asm-sh | |
| parent | 9d549a7d8ef71f684a35cf1e438543957cf81d12 (diff) | |
| download | op-kernel-dev-72c35543f8cf1316773ffbd9619575bb84ac44fb.zip op-kernel-dev-72c35543f8cf1316773ffbd9619575bb84ac44fb.tar.gz | |
sh: Support for L2 cache on newer SH-4A CPUs.
This implements preliminary support for the L2 caches found
on newer SH-4A CPUs.
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'include/asm-sh')
| -rw-r--r-- | include/asm-sh/cpu-features.h | 1 | ||||
| -rw-r--r-- | include/asm-sh/processor.h | 9 |
2 files changed, 6 insertions, 4 deletions
diff --git a/include/asm-sh/cpu-features.h b/include/asm-sh/cpu-features.h index e1260aa..4bccd7c0 100644 --- a/include/asm-sh/cpu-features.h +++ b/include/asm-sh/cpu-features.h @@ -19,5 +19,6 @@ #define CPU_HAS_PERF_COUNTER 0x0010 /* Hardware performance counters */ #define CPU_HAS_PTEA 0x0020 /* PTEA register */ #define CPU_HAS_LLSC 0x0040 /* movli.l/movco.l */ +#define CPU_HAS_L2_CACHE 0x0080 /* Secondary cache / URAM */ #endif /* __ASM_SH_CPU_FEATURES_H */ diff --git a/include/asm-sh/processor.h b/include/asm-sh/processor.h index bdd4727..b7cba4e 100644 --- a/include/asm-sh/processor.h +++ b/include/asm-sh/processor.h @@ -54,14 +54,15 @@ enum cpu_type { }; struct sh_cpuinfo { - enum cpu_type type; + unsigned int type; unsigned long loops_per_jiffy; - struct cache_info icache; - struct cache_info dcache; + struct cache_info icache; /* Primary I-cache */ + struct cache_info dcache; /* Primary D-cache */ + struct cache_info scache; /* Secondary cache */ unsigned long flags; -}; +} __attribute__ ((aligned(SMP_CACHE_BYTES))); extern struct sh_cpuinfo boot_cpu_data; |
