summaryrefslogtreecommitdiffstats
path: root/firmware
diff options
context:
space:
mode:
authorThierry Reding <thierry.reding@gmail.com>2013-10-29 16:51:12 +0100
committerPeter De Schrijver <pdeschrijver@nvidia.com>2013-11-26 18:46:57 +0200
commitc04bf559264de4f986463c639fabef2028542924 (patch)
tree30bfdeed6283bfb603cad43a5519a09c75570dc4 /firmware
parent43e36a9646ec7d0180d638c095cca36484cc6f82 (diff)
downloadop-kernel-dev-c04bf559264de4f986463c639fabef2028542924.zip
op-kernel-dev-c04bf559264de4f986463c639fabef2028542924.tar.gz
clk: tegra: Properly setup PWM clock on Tegra30
The clock for the PWM controller is slightly different from other peripheral clocks on Tegra30. The clock source mux field start at bit position 28 rather than 30. Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'firmware')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud