diff options
| author | Ajay Kumar <ajaykumar.rs@samsung.com> | 2012-11-05 16:47:00 +0900 |
|---|---|---|
| committer | Jingoo Han <jg1.han@samsung.com> | 2012-11-29 10:33:28 +0900 |
| commit | 2f85f97e460a4bcfad678151fcc13dbf0b8181b3 (patch) | |
| tree | 3a0f87511387925ff9ad5f502f1edfce821d468d /drivers/video/exynos | |
| parent | 22ce19cb43e2df5b0b17159e94244d1151ea250b (diff) | |
| download | op-kernel-dev-2f85f97e460a4bcfad678151fcc13dbf0b8181b3.zip op-kernel-dev-2f85f97e460a4bcfad678151fcc13dbf0b8181b3.tar.gz | |
video: exynos_dp: Fix incorrect setting for INT_CTL
INT_CTL register contains bits INT_POL0 and INT_POL1, and not INT_POL.
This patch fixes the wrong register setting for INT_CTL.
Signed-off-by: Ajay Kumar <ajaykumar.rs@samsung.com>
Signed-off-by: Jingoo Han <jg1.han@samsung.com>
Diffstat (limited to 'drivers/video/exynos')
| -rw-r--r-- | drivers/video/exynos/exynos_dp_reg.c | 2 | ||||
| -rw-r--r-- | drivers/video/exynos/exynos_dp_reg.h | 3 |
2 files changed, 3 insertions, 2 deletions
diff --git a/drivers/video/exynos/exynos_dp_reg.c b/drivers/video/exynos/exynos_dp_reg.c index 9fb901b..93b4b6b 100644 --- a/drivers/video/exynos/exynos_dp_reg.c +++ b/drivers/video/exynos/exynos_dp_reg.c @@ -88,7 +88,7 @@ void exynos_dp_init_analog_param(struct exynos_dp_device *dp) void exynos_dp_init_interrupt(struct exynos_dp_device *dp) { /* Set interrupt pin assertion polarity as high */ - writel(INT_POL, dp->reg_base + EXYNOS_DP_INT_CTL); + writel(INT_POL1 | INT_POL0, dp->reg_base + EXYNOS_DP_INT_CTL); /* Clear pending regisers */ writel(0xff, dp->reg_base + EXYNOS_DP_COMMON_INT_STA_1); diff --git a/drivers/video/exynos/exynos_dp_reg.h b/drivers/video/exynos/exynos_dp_reg.h index 1f2f014c..2e9bd0e 100644 --- a/drivers/video/exynos/exynos_dp_reg.h +++ b/drivers/video/exynos/exynos_dp_reg.h @@ -242,7 +242,8 @@ /* EXYNOS_DP_INT_CTL */ #define SOFT_INT_CTRL (0x1 << 2) -#define INT_POL (0x1 << 0) +#define INT_POL1 (0x1 << 1) +#define INT_POL0 (0x1 << 0) /* EXYNOS_DP_SYS_CTL_1 */ #define DET_STA (0x1 << 2) |
