diff options
| author | Bjorn Helgaas <bhelgaas@google.com> | 2016-09-01 08:52:29 -0500 |
|---|---|---|
| committer | Bjorn Helgaas <bhelgaas@google.com> | 2016-09-01 08:52:29 -0500 |
| commit | 6af7e4f77259ee946103387372cb159f2e99a6d4 (patch) | |
| tree | bd17c2d31bbb2bbabfb85a564bcb8ed9807d7ba6 /drivers/pci | |
| parent | 21c80c9fefc3db10b530a96eb0478c29eb28bf77 (diff) | |
| download | op-kernel-dev-6af7e4f77259ee946103387372cb159f2e99a6d4.zip op-kernel-dev-6af7e4f77259ee946103387372cb159f2e99a6d4.tar.gz | |
PCI: Mark Haswell Power Control Unit as having non-compliant BARs
The Haswell Power Control Unit has a non-PCI register (CONFIG_TDP_NOMINAL)
where BAR 0 is supposed to be. This is erratum HSE43 in the spec update
referenced below:
The PCIe* Base Specification indicates that Configuration Space Headers
have a base address register at offset 0x10. Due to this erratum, the
Power Control Unit's CONFIG_TDP_NOMINAL CSR (Bus 1; Device 30; Function
3; Offset 0x10) is located where a base register is expected.
Mark the PCU as having non-compliant BARs so we don't try to probe any of
them. There are no other BARs on this device.
Rename the quirk so it's not Broadwell-specific.
Link: http://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-v3-spec-update.html
Link: http://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-v3-datasheet-vol-2.html (section 5.4, Device 30 Function 3)
Link: https://bugzilla.kernel.org/show_bug.cgi?id=153881
Reported-by: Paul Menzel <pmenzel@molgen.mpg.de>
Tested-by: Prarit Bhargava <prarit@redhat.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: Myron Stowe <myron.stowe@redhat.com>
Diffstat (limited to 'drivers/pci')
0 files changed, 0 insertions, 0 deletions
