summaryrefslogtreecommitdiffstats
path: root/drivers/pci/dwc/pcie-artpec6.c
diff options
context:
space:
mode:
authorBjorn Helgaas <bhelgaas@google.com>2017-09-07 13:24:02 -0500
committerBjorn Helgaas <bhelgaas@google.com>2017-09-07 13:24:02 -0500
commit9857f12565792ff077c473e626f00b21286a7f5d (patch)
tree6e117efb21c08bf820ca21e09b62e0e65ea6327f /drivers/pci/dwc/pcie-artpec6.c
parent0964c40f3acd468b29524c0c106c5560cde9ff5f (diff)
parent03fc6134c260930b3784fd0a06edcf44f4e39581 (diff)
downloadop-kernel-dev-9857f12565792ff077c473e626f00b21286a7f5d.zip
op-kernel-dev-9857f12565792ff077c473e626f00b21286a7f5d.tar.gz
Merge branch 'pci/host-layerscape' into next
* pci/host-layerscape: PCI: layerscape: Add support for ls1088a PCI: layerscape: Add support for ls2088a PCI: artpec6: Stop enabling writes to DBI read-only registers PCI: layerscape: Remove unnecessary class code fixup PCI: dwc: Enable write permission for Class Code, Interrupt Pin updates PCI: dwc: Add accessors for write permission of DBI read-only registers PCI: layerscape: Disable outbound windows configured by bootloader PCI: layerscape: Refactor ls1021_pcie_host_init() PCI: layerscape: Move generic init functions earlier in file PCI: layerscape: Add class code and multifunction fixups for ls1021a PCI: layerscape: Move STRFMR1 access out from the DBI write-enable bracket PCI: layerscape: Call dw_pcie_setup_rc() from ls_pcie_host_init()
Diffstat (limited to 'drivers/pci/dwc/pcie-artpec6.c')
-rw-r--r--drivers/pci/dwc/pcie-artpec6.c6
1 files changed, 0 insertions, 6 deletions
diff --git a/drivers/pci/dwc/pcie-artpec6.c b/drivers/pci/dwc/pcie-artpec6.c
index 83d6ee0..6653619 100644
--- a/drivers/pci/dwc/pcie-artpec6.c
+++ b/drivers/pci/dwc/pcie-artpec6.c
@@ -141,12 +141,6 @@ static int artpec6_pcie_establish_link(struct artpec6_pcie *artpec6_pcie)
artpec6_pcie_writel(artpec6_pcie, PCIECFG, val);
usleep_range(100, 200);
- /*
- * Enable writing to config regs. This is required as the Synopsys
- * driver changes the class code. That register needs DBI write enable.
- */
- dw_pcie_writel_dbi(pci, MISC_CONTROL_1_OFF, DBI_RO_WR_EN);
-
/* setup root complex */
dw_pcie_setup_rc(pp);
OpenPOWER on IntegriCloud