diff options
author | Ilya Lesokhin <ilyal@mellanox.com> | 2018-04-30 10:16:18 +0300 |
---|---|---|
committer | David S. Miller <davem@davemloft.net> | 2018-05-01 09:42:47 -0400 |
commit | 1ae1732284895498b7119e42323cf12821423e6d (patch) | |
tree | 92a93ca6e6375a1401e29fec44348892ebaecb65 /drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h | |
parent | bb9094161b2320e431a5d8a7b9c3dc632bc92ae6 (diff) | |
download | op-kernel-dev-1ae1732284895498b7119e42323cf12821423e6d.zip op-kernel-dev-1ae1732284895498b7119e42323cf12821423e6d.tar.gz |
net/mlx5: Accel, Add TLS tx offload interface
Add routines for manipulating TLS TX offload contexts.
In Innova TLS, TLS contexts are added or deleted
via a command message over the SBU connection.
The HW then sends a response message over the same connection.
Add implementation for Innova TLS (FPGA-based) hardware.
These routines will be used by the TLS offload support in a later patch
mlx5/accel is a middle acceleration layer to allow mlx5e and other ULPs
to work directly with mlx5_core rather than Innova FPGA or other mlx5
acceleration providers.
In the future, when IPSec/TLS or any other acceleration gets integrated
into ConnectX chip, mlx5/accel layer will provide the integrated
acceleration, rather than the Innova one.
Signed-off-by: Ilya Lesokhin <ilyal@mellanox.com>
Signed-off-by: Boris Pismenny <borisp@mellanox.com>
Acked-by: Saeed Mahameed <saeedm@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h')
-rw-r--r-- | drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h b/drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h index 82405ed..3e2355c 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h +++ b/drivers/net/ethernet/mellanox/mlx5/core/fpga/core.h @@ -53,6 +53,7 @@ struct mlx5_fpga_device { } conn_res; struct mlx5_fpga_ipsec *ipsec; + struct mlx5_fpga_tls *tls; }; #define mlx5_fpga_dbg(__adev, format, ...) \ |