summaryrefslogtreecommitdiffstats
path: root/drivers/media/platform/omap3isp/ispstat.c
diff options
context:
space:
mode:
authorGregory CLEMENT <gregory.clement@free-electrons.com>2012-11-06 01:58:07 +0100
committerRussell King <rmk+kernel@arm.linux.org.uk>2012-11-06 19:47:35 +0000
commitb8db6b886a1fecd6a5b1d13b190f3149247305ef (patch)
tree382e1fc446b99ee32e3f64d399f27e3af32d5782 /drivers/media/platform/omap3isp/ispstat.c
parentc3545236e8740ab556022f87685d18503c86e187 (diff)
downloadop-kernel-dev-b8db6b886a1fecd6a5b1d13b190f3149247305ef.zip
op-kernel-dev-b8db6b886a1fecd6a5b1d13b190f3149247305ef.tar.gz
ARM: 7547/4: cache-l2x0: add support for Aurora L2 cache ctrl
Aurora Cache Controller was designed to be compatible with the ARM L2 Cache Controller. It comes with some difference or improvement such as: - no cache id part number available through hardware (need to get it by the DT). - always write through mode available. - two flavors of the controller outer cache and system cache (meaning maintenance operations on L1 are broadcasted to the L2 and L2 performs the same operation). - in outer cache mode, the cache maintenance operations are improved and can be done on a range inside a page and are not limited to a cache line. Tested-and-Reviewed-by: Lior Amsalem <alior@marvell.com> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Yehuda Yitschak <yehuday@marvell.com> Reviewed-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'drivers/media/platform/omap3isp/ispstat.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud