summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/radeon/evergreen.c
diff options
context:
space:
mode:
authorAlex Deucher <alexdeucher@gmail.com>2010-12-15 11:01:56 -0500
committerDave Airlie <airlied@redhat.com>2010-12-16 10:08:26 +1000
commit6f2f48a9a061a94d059f89c69472f467839cc616 (patch)
tree980b2ea58eb2fe24bd52125da8d512c58dd54b79 /drivers/gpu/drm/radeon/evergreen.c
parenta1a8213392b29c2b427567b86e2ccfe88ded58cc (diff)
downloadop-kernel-dev-6f2f48a9a061a94d059f89c69472f467839cc616.zip
op-kernel-dev-6f2f48a9a061a94d059f89c69472f467839cc616.tar.gz
drm/radeon/kms/evergreen: flush hdp cache when flushing gart tlb
Make sure vram changes hit memory. This mirrors the 6xx/7xx behavior. Signed-off-by: Alex Deucher <alexdeucher@gmail.com> Signed-off-by: Dave Airlie <airlied@redhat.com>
Diffstat (limited to 'drivers/gpu/drm/radeon/evergreen.c')
-rw-r--r--drivers/gpu/drm/radeon/evergreen.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/gpu/drm/radeon/evergreen.c b/drivers/gpu/drm/radeon/evergreen.c
index 4dc5b47..39fa75b 100644
--- a/drivers/gpu/drm/radeon/evergreen.c
+++ b/drivers/gpu/drm/radeon/evergreen.c
@@ -748,6 +748,8 @@ void evergreen_pcie_gart_tlb_flush(struct radeon_device *rdev)
unsigned i;
u32 tmp;
+ WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1);
+
WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1));
for (i = 0; i < rdev->usec_timeout; i++) {
/* read MC_STATUS */
OpenPOWER on IntegriCloud