summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_sprite.c
diff options
context:
space:
mode:
authorBob Paauwe <bob.j.paauwe@intel.com>2015-06-23 14:14:26 -0700
committerDaniel Vetter <daniel.vetter@ffwll.ch>2015-06-24 15:11:15 +0200
commitacd3f3d3516838ebe001b7048fe59ab5b93bb645 (patch)
tree36daff5b7372b7fe08ddc03f52e25b38404a9c8b /drivers/gpu/drm/i915/intel_sprite.c
parent9e759ff1f4a047c405034dfff1ee5c87abba41db (diff)
downloadop-kernel-dev-acd3f3d3516838ebe001b7048fe59ab5b93bb645.zip
op-kernel-dev-acd3f3d3516838ebe001b7048fe59ab5b93bb645.tar.gz
drm/i915: Add the ddi get cdclk code for BXT (v3)
The registers and process differ from other platforms. If the hardware was programmed incorrectly, this will return invalid cdclk values, which should then cause reprogramming of the hardware. v2(Matt): Return 19.2 MHz when DE PLL is disabled (Ville) v3: Make less assumptions about the hardware state (Ville) Cc: Ville Syrjälä <ville.syrjala@linux.intel.com> Cc: Imre Deak <imre.deak@intel.com> Cc: Matt Roper <matthew.d.roper@intel.com> Signed-off-by: Bob Paauwe <bob.j.paauwe@intel.com> Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_sprite.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud