summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_gem.c
diff options
context:
space:
mode:
authorChris Wilson <chris@chris-wilson.co.uk>2012-03-22 15:00:50 +0000
committerDaniel Vetter <daniel.vetter@ffwll.ch>2012-04-01 12:23:53 +0200
commitf47166d2b0001fcb752b40c5a2d4db986dfbea68 (patch)
tree439aa744068a97f0ab402e8e91b8d524ff0d3b8e /drivers/gpu/drm/i915/i915_gem.c
parentdd775ae2549217d3ae09363e3edb305d0fa19928 (diff)
downloadop-kernel-dev-f47166d2b0001fcb752b40c5a2d4db986dfbea68.zip
op-kernel-dev-f47166d2b0001fcb752b40c5a2d4db986dfbea68.tar.gz
drm/i915: Sanitize BIOS debugging bits from PIPECONF
Quoting the BSpec from time immemorial: PIPEACONF, bits 28:27: Frame Start Delay (Debug) Used to delay the frame start signal that is sent to the display planes. Care must be taken to insure that there are enough lines during VBLANK to support this setting. An instance of the BIOS leaving these bits set was found in the wild, where it caused our modesetting to go all squiffy and skewiff. Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47271 Reported-and-tested-by: Eva Wang <evawang@linpus.com> Bugzilla: https://bugzilla.kernel.org/show_bug.cgi?id=43012 Reported-and-tested-by: Carl Richell <carl@system76.com> Cc: stable@kernel.org Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_gem.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud