summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
diff options
context:
space:
mode:
authorRex Zhu <Rex.Zhu@amd.com>2016-11-23 18:09:22 +0800
committerAlex Deucher <alexander.deucher@amd.com>2016-12-06 18:08:23 -0500
commit3c3a7e616c02cbf0ffcd5888ceffb24e7ac73ad6 (patch)
tree59e8742878eef9b3a54379ae6429e17a500f07d4 /drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
parent805b3ba87dfa7273567aed6e9c730e9b89b450d7 (diff)
downloadop-kernel-dev-3c3a7e616c02cbf0ffcd5888ceffb24e7ac73ad6.zip
op-kernel-dev-3c3a7e616c02cbf0ffcd5888ceffb24e7ac73ad6.tar.gz
drm/amdgpu: fix bug mclk can't change on Polaris
the root cause is we gate the clock to uvd vcpu. mclk's change should need the response from uvd if it is power on. Signed-off-by: Rex Zhu <Rex.Zhu@amd.com> Acked-by: Christian König <christian.koenig@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c')
-rw-r--r--drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c5
1 files changed, 4 insertions, 1 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c b/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
index c697a73..ba0bbf7 100644
--- a/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
@@ -879,10 +879,13 @@ static void uvd_v6_0_enable_clock_gating(struct amdgpu_device *adev, bool enable
UVD_CGC_GATE__UDEC_DB_MASK |
UVD_CGC_GATE__UDEC_MP_MASK |
UVD_CGC_GATE__WCB_MASK |
- UVD_CGC_GATE__VCPU_MASK |
UVD_CGC_GATE__JPEG_MASK |
UVD_CGC_GATE__SCPU_MASK |
UVD_CGC_GATE__JPEG2_MASK);
+ /* only in pg enabled, we can gate clock to vcpu*/
+ if (adev->pg_flags & AMD_PG_SUPPORT_UVD)
+ data3 |= UVD_CGC_GATE__VCPU_MASK;
+
data3 &= ~UVD_CGC_GATE__REGS_MASK;
} else {
data3 = 0;
OpenPOWER on IntegriCloud