diff options
| author | Stefan Agner <stefan@agner.ch> | 2016-04-28 14:07:03 -0700 |
|---|---|---|
| committer | Shawn Guo <shawnguo@kernel.org> | 2016-05-03 20:35:38 +0800 |
| commit | 92a847e3609a8d00bcbe8bdfacbcbbca03135410 (patch) | |
| tree | 9c4b5f7bee694e5820cb099b11d82db2022fdf80 /drivers/clk | |
| parent | 585a60f24bf86671b17ca7420e82b9404ff18502 (diff) | |
| download | op-kernel-dev-92a847e3609a8d00bcbe8bdfacbcbbca03135410.zip op-kernel-dev-92a847e3609a8d00bcbe8bdfacbcbbca03135410.tar.gz | |
clk: imx7d: fix ahb clock mux 1
The clock parent of the AHB root clock when using mux option 1
is the SYS PLL 270MHz clock. This is specified in Table 5-11
Clock Root Table of the i.MX 7Dual Applications Processor
Reference Manual.
While it could be a documentation error, the 270MHz parent is
also mentioned in the boot ROM configuration in Table 6-28: The
clock is by default at 135MHz due to a POST_PODF value of 1
(=> divider of 2).
Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'drivers/clk')
| -rw-r--r-- | drivers/clk/imx/clk-imx7d.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/imx/clk-imx7d.c b/drivers/clk/imx/clk-imx7d.c index 7912be8..5229968 100644 --- a/drivers/clk/imx/clk-imx7d.c +++ b/drivers/clk/imx/clk-imx7d.c @@ -56,7 +56,7 @@ static const char *nand_usdhc_bus_sel[] = { "osc", "pll_sys_pfd2_270m_clk", "pll_sys_pfd2_135m_clk", "pll_sys_pfd6_clk", "pll_enet_250m_clk", "pll_audio_main_clk", }; -static const char *ahb_channel_sel[] = { "osc", "pll_sys_pfd2_135m_clk", +static const char *ahb_channel_sel[] = { "osc", "pll_sys_pfd2_270m_clk", "pll_dram_533m_clk", "pll_sys_pfd0_392m_clk", "pll_enet_125m_clk", "pll_usb_main_clk", "pll_audio_main_clk", "pll_video_main_clk", }; |
