diff options
author | Peter De Schrijver <pdeschrijver@nvidia.com> | 2017-02-23 12:44:39 +0200 |
---|---|---|
committer | Thierry Reding <treding@nvidia.com> | 2017-03-20 14:04:45 +0100 |
commit | 34ac2c278b306cc3006dd5cbfaff4ec52065bf6f (patch) | |
tree | 1cac5e108c4f0c050fa796ed682777126beab16c /drivers/clk/tegra/clk-tegra210.c | |
parent | 9326947f2215e1816a9133b0b47e4c9200552777 (diff) | |
download | op-kernel-dev-34ac2c278b306cc3006dd5cbfaff4ec52065bf6f.zip op-kernel-dev-34ac2c278b306cc3006dd5cbfaff4ec52065bf6f.tar.gz |
clk: tegra: Fix ISP clock modelling
The 2 ISP clocks (ispa and ispb) share a mux/divider control. So model
this as 1 mux/divider clock and child gate clocks.
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com>
Tested-by: Mikko Perttunen <mperttunen@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/clk/tegra/clk-tegra210.c')
-rw-r--r-- | drivers/clk/tegra/clk-tegra210.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clk/tegra/clk-tegra210.c b/drivers/clk/tegra/clk-tegra210.c index 2ef8d49..7bda8ba 100644 --- a/drivers/clk/tegra/clk-tegra210.c +++ b/drivers/clk/tegra/clk-tegra210.c @@ -2210,6 +2210,7 @@ static struct tegra_clk tegra210_clks[tegra_clk_max] __initdata = { [tegra_clk_pll_c4_out3] = { .dt_id = TEGRA210_CLK_PLL_C4_OUT3, .present = true }, [tegra_clk_apb2ape] = { .dt_id = TEGRA210_CLK_APB2APE, .present = true }, [tegra_clk_pll_a1] = { .dt_id = TEGRA210_CLK_PLL_A1, .present = true }, + [tegra_clk_ispa] = { .dt_id = TEGRA210_CLK_ISPA, .present = true }, }; static struct tegra_devclk devclks[] __initdata = { |