summaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorCatalin Marinas <catalin.marinas@com.rmk.(none)>2005-06-16 18:01:11 +0100
committerRussell King <rmk+kernel@arm.linux.org.uk>2005-06-16 18:01:11 +0100
commit90ef713b6368dcfe7a74bcc0026b998b4c44d5bc (patch)
treec77b046000b6eb18725448a34527ce3a1044db1b /arch
parentbcfff0b471a60df350338bcd727fc9b8a6aa54b2 (diff)
downloadop-kernel-dev-90ef713b6368dcfe7a74bcc0026b998b4c44d5bc.zip
op-kernel-dev-90ef713b6368dcfe7a74bcc0026b998b4c44d5bc.tar.gz
[PATCH] ARM: 2712/1: Fix the RGB order for the Versatile CLCD
Patch from Catalin Marinas The current red and blue colours on the Versatile CLCD are reversed when the 5:6:5 mode is used. The patch sets the proper bit in the SYS_CLCD register value. Signed-off-by: Catalin Marinas Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mach-versatile/core.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-versatile/core.c b/arch/arm/mach-versatile/core.c
index 554e1bd..302c2a7 100644
--- a/arch/arm/mach-versatile/core.c
+++ b/arch/arm/mach-versatile/core.c
@@ -543,7 +543,7 @@ static void versatile_clcd_enable(struct clcd_fb *fb)
val |= SYS_CLCD_MODE_5551;
break;
case 6:
- val |= SYS_CLCD_MODE_565_BLSB;
+ val |= SYS_CLCD_MODE_565_RLSB;
break;
case 8:
val |= SYS_CLCD_MODE_888;
OpenPOWER on IntegriCloud