diff options
| author | Markos Chandras <markos.chandras@imgtec.com> | 2014-12-03 12:31:42 +0000 |
|---|---|---|
| committer | Markos Chandras <markos.chandras@imgtec.com> | 2015-02-17 15:37:36 +0000 |
| commit | b55b9e271544a23ca23b7ca3a87baf6329fcb341 (patch) | |
| tree | 08fe2d9e08d12039c92ff2d722f057f36c048dd9 /arch | |
| parent | 5aed9da128be27275b0892fb413f3a0af64e00a6 (diff) | |
| download | op-kernel-dev-b55b9e271544a23ca23b7ca3a87baf6329fcb341.zip op-kernel-dev-b55b9e271544a23ca23b7ca3a87baf6329fcb341.tar.gz | |
MIPS: asm: mipsregs: Add support for the LLADDR register
If Config5/LLB is set in the core, then software can write the LLB
bit in the LLADDR register.
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/mips/include/asm/mipsregs.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h index 093cd70..0634600 100644 --- a/arch/mips/include/asm/mipsregs.h +++ b/arch/mips/include/asm/mipsregs.h @@ -1128,6 +1128,8 @@ do { \ #define write_c0_config6(val) __write_32bit_c0_register($16, 6, val) #define write_c0_config7(val) __write_32bit_c0_register($16, 7, val) +#define read_c0_lladdr() __read_ulong_c0_register($17, 0) +#define write_c0_lladdr(val) __write_ulong_c0_register($17, 0, val) #define read_c0_maar() __read_ulong_c0_register($17, 1) #define write_c0_maar(val) __write_ulong_c0_register($17, 1, val) #define read_c0_maari() __read_32bit_c0_register($17, 2) |
