diff options
| author | mike.travis@hpe.com <mike.travis@hpe.com> | 2017-10-12 11:32:04 -0500 |
|---|---|---|
| committer | Thomas Gleixner <tglx@linutronix.de> | 2017-10-16 22:50:36 +0200 |
| commit | 41e7864ab5ce4ec36e89a9f55d8d9dfe19b0392c (patch) | |
| tree | 6b50e8053e210a1da087c775ef910312030ee25f /arch/x86/kernel/tsc.c | |
| parent | 9514ececa52e9f1436e7682e98c852d1338b699f (diff) | |
| download | op-kernel-dev-41e7864ab5ce4ec36e89a9f55d8d9dfe19b0392c.zip op-kernel-dev-41e7864ab5ce4ec36e89a9f55d8d9dfe19b0392c.tar.gz | |
x86/tsc: Drastically reduce the number of firmware bug warnings
Prior to the TSC ADJUST MSR being available, the method to set TSC's in
sync with each other naturally caused a small skew between cpu threads.
This was NOT a firmware bug at the time so introducing a whole avalanche
of alarming warning messages might cause unnecessary concern and customer
complaints. (Example: >3000 msgs in a 32 socket Skylake system.)
Simply report the warning condition, if possible do the necessary fixes,
and move on.
Signed-off-by: Mike Travis <mike.travis@hpe.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Reviewed-by: Dimitri Sivanich <dimitri.sivanich@hpe.com>
Reviewed-by: Russ Anderson <russ.anderson@hpe.com>
Reviewed-by: Peter Zijlstra <peterz@infradead.org>
Cc: Prarit Bhargava <prarit@redhat.com>
Cc: Andrew Banman <andrew.banman@hpe.com>
Cc: Bin Gao <bin.gao@linux.intel.com>
Link: https://lkml.kernel.org/r/20171012163202.175062400@stormcage.americas.sgi.com
Diffstat (limited to 'arch/x86/kernel/tsc.c')
0 files changed, 0 insertions, 0 deletions
