summaryrefslogtreecommitdiffstats
path: root/arch/x86/include/uapi/asm/msr-index.h
diff options
context:
space:
mode:
authorKristen Carlson Accardi <kristen@linux.intel.com>2012-11-21 05:22:43 -0800
committerLen Brown <len.brown@intel.com>2013-04-17 19:23:26 -0400
commitca58710f3ae585ed6203043cc6d4ffb805adeee4 (patch)
tree9c35a136094b3d196937176c198d0a66cf88d06f /arch/x86/include/uapi/asm/msr-index.h
parent149c2319c6316d979de90ce2c8665e9c02d5927b (diff)
downloadop-kernel-dev-ca58710f3ae585ed6203043cc6d4ffb805adeee4.zip
op-kernel-dev-ca58710f3ae585ed6203043cc6d4ffb805adeee4.tar.gz
tools/power turbostat: display C8, C9, C10 residency
Display residency in the new C-states, C8, C9, C10. C8, C9, C10 are present on some: "Fourth Generation Intel(R) Core(TM) Processors", which are based on Intel(R) microarchitecture code name Haswell. Signed-off-by: Kristen Carlson Accardi <kristen@linux.intel.com> Signed-off-by: Len Brown <len.brown@intel.com>
Diffstat (limited to 'arch/x86/include/uapi/asm/msr-index.h')
-rw-r--r--arch/x86/include/uapi/asm/msr-index.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/x86/include/uapi/asm/msr-index.h b/arch/x86/include/uapi/asm/msr-index.h
index 892ce40..78e8525 100644
--- a/arch/x86/include/uapi/asm/msr-index.h
+++ b/arch/x86/include/uapi/asm/msr-index.h
@@ -118,6 +118,9 @@
#define MSR_CORE_C6_RESIDENCY 0x000003fd
#define MSR_CORE_C7_RESIDENCY 0x000003fe
#define MSR_PKG_C2_RESIDENCY 0x0000060d
+#define MSR_PKG_C8_RESIDENCY 0x00000630
+#define MSR_PKG_C9_RESIDENCY 0x00000631
+#define MSR_PKG_C10_RESIDENCY 0x00000632
/* Run Time Average Power Limiting (RAPL) Interface */
OpenPOWER on IntegriCloud