diff options
| author | Michael Ellerman <michael@ellerman.id.au> | 2012-10-30 16:09:56 +0000 |
|---|---|---|
| committer | Benjamin Herrenschmidt <benh@kernel.crashing.org> | 2012-11-15 13:00:36 +1100 |
| commit | da111957796515755d95ec6773dc714350724a4e (patch) | |
| tree | 4854509b69457adb40f1a82fb853920208c99238 /arch/powerpc/perf/mpc7450-pmu.c | |
| parent | bb29b719372742939af05457aff1b59608764e89 (diff) | |
| download | op-kernel-dev-da111957796515755d95ec6773dc714350724a4e.zip op-kernel-dev-da111957796515755d95ec6773dc714350724a4e.tar.gz | |
powerpc/perf: Add missing L2 constraint handling in Power7 PMU
If we have two cache events that require different settings of the L2SEL
bits in MMCR1 then we can not schedule those events simultaneously. Add
logic to the constraint handling to express that.
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Acked-by: Paul Mackerras <paulus@samba.org>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Diffstat (limited to 'arch/powerpc/perf/mpc7450-pmu.c')
0 files changed, 0 insertions, 0 deletions
