summaryrefslogtreecommitdiffstats
path: root/arch/mips/boot
diff options
context:
space:
mode:
authorPaul Burton <paul.burton@imgtec.com>2017-06-02 12:29:59 -0700
committerRalf Baechle <ralf@linux-mips.org>2017-06-28 12:22:42 +0200
commitd3f616346def161cfb0e4153692713f066755639 (patch)
tree10d320e67623c6ffef7f6ea57c4179c91f93f04f /arch/mips/boot
parentfbdc674ba33c3791b315a546019e570e3e94e599 (diff)
downloadop-kernel-dev-d3f616346def161cfb0e4153692713f066755639.zip
op-kernel-dev-d3f616346def161cfb0e4153692713f066755639.tar.gz
MIPS: SEAD-3: Fix GIC interrupt specifiers
The various interrupt specifiers in the device tree are not in a valid format for the MIPS GIC interrupt controller binding. Where each interrupt should provide 3 values - GIC_LOCAL or GIC_SHARED, the pin number & the type of interrupt - the device tree was only providing the pin number. This causes interrupts for those devices to not be used when a GIC is present. SEAD-3 systems without a GIC are unaffected since the DT fixup code generates interrupt specifiers that are valid for the CPU interrupt controller. Fix this by adding the GIC_SHARED & IRQ_TYPE_LEVEL_HIGH values to each interrupt specifier. Signed-off-by: Paul Burton <paul.burton@imgtec.com> Fixes: c11e3b48dbc3 ("MIPS: SEAD3: Probe UARTs using DT") Fixes: a34e93882de4 ("MIPS: SEAD3: Probe ethernet controller using DT") Fixes: 7afd2a5aec2e ("MIPS: SEAD3: Probe EHCI controller using DT") Cc: linux-mips@linux-mips.org Cc: stable@vger.kernel.org # v4.9+ Patchwork: https://patchwork.linux-mips.org/patch/16189/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/boot')
-rw-r--r--arch/mips/boot/dts/mti/sead3.dts8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/mips/boot/dts/mti/sead3.dts b/arch/mips/boot/dts/mti/sead3.dts
index cabe256..4f8bc83 100644
--- a/arch/mips/boot/dts/mti/sead3.dts
+++ b/arch/mips/boot/dts/mti/sead3.dts
@@ -60,7 +60,7 @@
reg = <0x1b200000 0x1000>;
interrupt-parent = <&gic>;
- interrupts = <0>; /* GIC 0 or CPU 6 */
+ interrupts = <GIC_SHARED 0 IRQ_TYPE_LEVEL_HIGH>; /* GIC 0 or CPU 6 */
has-transaction-translator;
};
@@ -223,7 +223,7 @@
clock-frequency = <14745600>;
interrupt-parent = <&gic>;
- interrupts = <3>; /* GIC 3 or CPU 4 */
+ interrupts = <GIC_SHARED 3 IRQ_TYPE_LEVEL_HIGH>; /* GIC 3 or CPU 4 */
no-loopback-test;
};
@@ -238,7 +238,7 @@
clock-frequency = <14745600>;
interrupt-parent = <&gic>;
- interrupts = <2>; /* GIC 2 or CPU 4 */
+ interrupts = <GIC_SHARED 2 IRQ_TYPE_LEVEL_HIGH>; /* GIC 2 or CPU 4 */
no-loopback-test;
};
@@ -249,7 +249,7 @@
reg-io-width = <4>;
interrupt-parent = <&gic>;
- interrupts = <0>; /* GIC 0 or CPU 6 */
+ interrupts = <GIC_SHARED 0 IRQ_TYPE_LEVEL_HIGH>; /* GIC 0 or CPU 6 */
phy-mode = "mii";
smsc,irq-push-pull;
OpenPOWER on IntegriCloud