diff options
author | Thierry Reding <treding@nvidia.com> | 2014-07-11 11:06:20 +0200 |
---|---|---|
committer | Thierry Reding <treding@nvidia.com> | 2014-07-17 14:58:42 +0200 |
commit | c090e111633cd82e4e0f72c7e964460676ad1250 (patch) | |
tree | 024d03408e6058f769680207462399ffc5997db8 /arch/arm | |
parent | 05ccf19602cc16fc96401b4f2617d1b8e20e642d (diff) | |
download | op-kernel-dev-c090e111633cd82e4e0f72c7e964460676ad1250.zip op-kernel-dev-c090e111633cd82e4e0f72c7e964460676ad1250.tar.gz |
ARM: tegra: Always lock the CPU reset vector
Currently the reset vector is not locked on Tegra20 because the hardware
doesn't support it. However in order not to depend on the chip ID, which
becomes available only later in the boot process, we set the bit anyway.
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'arch/arm')
-rw-r--r-- | arch/arm/mach-tegra/reset.c | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/arch/arm/mach-tegra/reset.c b/arch/arm/mach-tegra/reset.c index 5377495..894c5c4 100644 --- a/arch/arm/mach-tegra/reset.c +++ b/arch/arm/mach-tegra/reset.c @@ -54,12 +54,10 @@ static void __init tegra_cpu_reset_handler_set(const u32 reset_address) * Prevent further modifications to the physical reset vector. * NOTE: Has no effect on chips prior to Tegra30. */ - if (tegra_get_chip_id() != TEGRA20) { - reg = readl(sb_ctrl); - reg |= 2; - writel(reg, sb_ctrl); - wmb(); - } + reg = readl(sb_ctrl); + reg |= 2; + writel(reg, sb_ctrl); + wmb(); } static void __init tegra_cpu_reset_handler_enable(void) |