summaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi
diff options
context:
space:
mode:
authorIvan T. Ivanov <ivan.ivanov@linaro.org>2015-04-20 10:45:41 +0300
committerKumar Gala <galak@codeaurora.org>2015-04-27 16:09:12 -0500
commita190a1ce9a51d3edd52de1b721276d780e0906bb (patch)
tree9721af4d0f6035aac4ba1ca1b8f70c062f200969 /arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi
parent366655c95330278f2f6bb9cc9cfddfde42a82440 (diff)
downloadop-kernel-dev-a190a1ce9a51d3edd52de1b721276d780e0906bb.zip
op-kernel-dev-a190a1ce9a51d3edd52de1b721276d780e0906bb.tar.gz
arm64: dts: qcom: Add initial set of PMIC and SoC pins for APQ8016 SBC board
Add initial device configuration nodes for APQ8016 and PM8916 GPIO's. Signed-off-by: Ivan T. Ivanov <ivan.ivanov@linaro.org> Signed-off-by: Kumar Gala <galak@codeaurora.org>
Diffstat (limited to 'arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi')
-rw-r--r--arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi21
1 files changed, 21 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi b/arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi
new file mode 100644
index 0000000..5f7023f
--- /dev/null
+++ b/arch/arm64/boot/dts/qcom/apq8016-sbc-soc-pins.dtsi
@@ -0,0 +1,21 @@
+
+#include <dt-bindings/gpio/gpio.h>
+
+&msmgpio {
+
+ pinctrl-names = "default";
+ pinctrl-0 = <&soc_gpios_default>;
+
+ soc_gpios_default: default {
+ usr_led_1_ctrl_default: usr_led_1_ctrl_default {
+ pins = "gpio21";
+ function = "gpio";
+ output-low;
+ };
+ usr_led_2_ctrl_default: usr_led_2_ctrl_default {
+ pins = "gpio120";
+ function = "gpio";
+ output-low;
+ };
+ };
+};
OpenPOWER on IntegriCloud